Motorola MVME2600 Series Reference Manual page 281

Mvme2600/2700 series single board computer
Hide thumbs Also See for MVME2600 Series:
Table of Contents

Advertisement

O
operation
2-81
overview 1-3,
2-1
P
Parity Checking
PC87308VUL Super I/O (ISASIO) strapping
1-34
PCI arbitration
PCI arbitration assignments
PCI bus interface
PCI CHRP memory map
PCI command codes
PCI Command/ Status Registers
PCI configuration access
PCI configuration space
PCI domain
5-14
PCI I/O CONFIG_ADDRESS Register
PCI I/O CONFIG_DATA Register
PCI interface
2-11
PCI Interrupt Acknowledge Register
PCI map decoders
PCI master
2-13
PCI memory maps
PCI PREP memory map
PCI registers
2-41
PCI Slave Address (0,1,2 and 3) Registers
2-47
PCI Slave Attribute/ Offset (0,1,2 and 3)
Registers
PCI spread I/O cycle mapping
PCI write posting
PCI/MPC contention handling
PCI-Ethernet
5-15
PCI-graphics
5-15
I
PCI-SCSI
5-14
N
Performance
3-6
D
PIB DMA channel assignments
PIB interrupt handler block diagram
E
PIB PCI/ISA interrupt assignments
X
Power-Up Reset Status Bit
Power-Up Reset Status Register
IN-4
3-55
5-1
5-1
4-5
1-14
2-13
2-43
1-13
2-12
2-50
2-51
2-36
2-11
1-14
1-18
2-48
2-14
2-12
2-20
1-49
5-5
5-6
3-38
3-53
PR_STATL
3-53
PR_STATU
3-53
PREP memory map example
Prescaler Adjust Register
processor CHRP memory map
Processor Init Register
2-67
processor memory maps
1-8
processor PREP memory map
processor/memory domain
processor's current task priority
product overview - features
program visible registers
programming details
5-1
programming model
1-8
programming notes
2-79
Programming ROM/Flash 3-55,
R
RAM A BASE
3-37
RAM B BASE
3-37
RAM C BASE
3-37
RAM D BASE
3-37
Raven block diagram
2-4
Raven interrupt controller (RavenMPIC) fea-
tures
2-52
Raven interrupt controller implementation
2-52
Raven MPC register map
Raven MPC register values for CHRP mem-
ory map
1-11
Raven MPC register values for PREP memo-
ry map
1-13
Raven PCI configuration register map
Raven PCI Host Bridge & Multi-Processor
Interrupt Controller chip
Raven PCI I/O register map
Raven PCI register values for CHRP memory
map
1-16
Raven PCI register values for PREP memory
map
1-19
Raven's involvement
5-14
Raven-detected errors
2-55
Computer Group Literature Center Web Site
Index
1-12
2-29
1-10
1-12
5-14
2-53
4-1
2-58
3-56
2-22
2-42
2-1
2-42

Advertisement

Table of Contents
loading

Table of Contents