Package Specifications; Signal Specifications; Processor Package Specifications - Intel P9500 - Core 2 Duo 2.53 GHz 6M L2 Cache 1066MHz FSB Socket P Mobile Processor Manual

Dual-core intel itanium processor 9000 and 9100 series
Hide thumbs Also See for P9500 - Core 2 Duo 2.53 GHz 6M L2 Cache 1066MHz FSB Socket P Mobile Processor:
Table of Contents

Advertisement

2.3

Package Specifications

Table 2-3
the processor. The voltage and current specifications are defined at the processor pins.
Operational specifications listed in
meeting specifications for case temperature, clock frequency, and input voltages.
Table 2-3.

Processor Package Specifications

Symbol
V
core, PS
V
cache, PS
V
fixed, PS
V
CTERM
R
TERM
V
TAP
I
core,PS
I
cache,PS
I
fixed,PS
I
CTERM
PS
TT
PWR
max
PWR
TPE
PWR
TDP
Notes:
1. The range for Vcore is 1.0875 V to 1.25 V.
2. Vcache typical is 1.025 V.
3. The processor system bus is terminated at each end of the system bus. The processor supports both on-die
and off-die termination which is selected by the TERMA and TERMB pins. Termination tolerance is ±15% for
on-die termination measured at V
4. This is measured for On-Die Termination with a 45-ohm pull up resistor.
5. Max power is peak electrical power that must be provided for brief periods by the VR.
6. Represents the TDP level that should be used for system thermal design. Sustained power for all real-world
applications will remain at or below this power level.
2.4

Signal Specifications

This section describes the DC specifications of the system bus signals. The processor
signal's DC specifications are defined at the processor pins.
describe the DC specifications for the AGTL+, PWRGOOD, HSTL clock, TAP port, system
management, and LVTTL signals. Please refer to the ITP700 Debug Port Design Guide
for the TAP connection signals' DC specifications at the debug port.
18
through
Table 2-9
list the DC voltage, current, and power specifications for
Parameter
V
from the Voltage
CC
Regulator
V
from the Voltage
cache
Regulator
V
from the Voltage
fixed
Regulator
Termination Voltage
Recommended Termination
Resistance
Test Access Port Voltage
)
(VCC
TAP
Core Current Required from
Power Supply
Cache Current Required from
Power Supply
Fixed Current Required from
Power Supply
Termination Voltage Current
Power Supply Slew Rate for
the Termination Voltage at the
Processor Pins
Max Power
Thermal Power Envelope
Thermal Design Power – dual
core
Thermal Design Power –
single core
and ±1% for off-die termination.
OL
Dual-Core Intel
Table 2-3
through
Table 2-9
Core
Minimum
Frequency
All
VID-17 mV
All
VID-17 mV
All
1.25-20 mV
All
1.2-1.5%
All
45-15%
All
1.2-1.5%
All
2.8
All
2.0
All
0.7
All
All
All
All
All
1.6 GHz
®
®
Itanium
Processor 9000 and 9100 Series Datasheet
Electrical Specifications
are only valid while
Typ
Maximum
Unit
VID
VID+17 mV
V
VID
VID+17 mV
V
1.25
1.25+20 mV
V
1.2
1.2+1.5%
V
45
45+15%
Ohm
1.2
1.5
V
89
121
A
17
18
A
9.2
11
A
7.2
A
0.05
A/ns
177
W
130
W
104
W
75
W
Table 2-4
through
Table 2-9
Notes
1
2
3
4
5
6

Advertisement

Table of Contents
loading

Table of Contents