Reset# (I); Rp# (I/O); Transaction Types Defined By Reqa#/Reqb# Signals - Intel P9500 - Core 2 Duo 2.53 GHz 6M L2 Cache 1066MHz FSB Socket P Mobile Processor Manual

Table A-10. Transaction Types Defined by REQa#/REQb# Signals
Transaction
Deferred Reply
Reserved
Interrupt
Acknowledge
Special
Transactions
Reserved
Reserved
Interrupt
Purge TC
Reserved
I/O Read
I/O Write
Reserved
Memory Read &
Invalidate
Reserved
Memory Read
Memory Read
Current
Reserved
Memory Write
Cache Line
Replacement
A.1.51

RESET# (I)

Asserting the RESET# signal resets all processors to known states and invalidates all
caches without writing back Modified (M state) lines. RESET# must remain asserted for
one millisecond for a "warm" reset; for a power-on reset, RESET# must stay asserted
for at least one millisecond after PWRGOOD and BCLKp have reached their proper
specifications. On observing asserted RESET#, all system bus agents must deassert
their outputs within two clocks.
A number of bus signals are sampled at the asserted-to-deasserted transition of
RESET# for the power-on configuration.
Unless its outputs are tristated during power-on configuration, after asserted-to-
deasserted transition of RESET#, the processor begins program execution at the reset-
vector
A.1.52

RP# (I/O)

The Request Parity (RP#) signal is driven by the requesting agent, and provides parity
protection for ADS# and REQ[5:0]#.
A correct parity signal is high if an even number of covered signals are low and low if an
odd number of covered signals are low. This definition allows parity to be high when all
covered signals are high.
102
REQa[5:0]#
5 4 3 2
0 0 0 0
0 0 0 0
0 0 1 0
0 0 1 0
0 0 1 0
0 0 1 0
0 0 1 0
0 0 1 0
0 0 1 0
0 1 0 0
0 1 0 0
0 1 1 0
0 ASZ[1:0]# 0
0 ASZ[1:0]# 0
0 ASZ[1:0]# 1
1 ASZ[1:0]# 1
1 ASZ[1:0]# 1
0 ASZ[1:0]# 1 WSNP#
1 ASZ[1:0]# 1 WSNP#
Dual-Core Intel
1 0 5 4
0 0 0 x
0 1 0 x
0 0 0 DSZ[1:0]#
0 0 0 DSZ[1:0]#
0 0 0 DSZ[1:0]#
0 1 0 DSZ[1:0]#
0 1 0 DSZ[1:0]#
0 1 0 DSZ[1:0]#
0 1 0 DSZ[1:0]#
0 0 0 DSZ[1:0]#
0 1 0 DSZ[1:0]#
0 x 0 DSZ[1:0]#
1 0 0 DSZ[1:0]#
1 1 0 DSZ[1:0]#
D/C# 0 0 DSZ[1:0]#
0 0 0 DSZ[1:0]#
1 0 0 DSZ[1:0]#
1 0 DSZ[1:0]#
1 0 DSZ[1:0]#
® ®
Itanium Processor 9000 and 9100 Series Datasheet
Signals Reference
REQb[5:0]#
3 2 1 0
x x x x
x x x x
0 0 0
0 0 1
0 1 x
0 x x
1 0 0
1 0 1
1 1 x
x x x
x x x
x x x
LEN[2:0]#
LEN[2:0]#
LEN[2:0]#
LEN[2:0]#
LEN[2:0]#
LEN[2:0]#
0 0 0