Download Print this page

Configuration - Analog Devices MAX96752 User Manual

Advertisement

Configuration

This section contains the registers relevant to oLDI output. oLDI port configuration registers are presented in
6. Reference the
Programming Examples
require serializer configuration (refer to appropriate sections in this document for details).
For proper operation in oLDI Splitter Mode, the display timing parameters must have an even number of PCLK
cycles before the oLDI split. If this is not applied, the synchronization between line starts of the two LVDS ports may
become skewed.
Program the output format of the LVDS port with OLDI_FORMAT with the format of the connected display to ensure
proper color mapping.
Note: All registers in
Table 6
register OLDI1 (0x1CE) must always be set to 0 for dual oLDI applications.
Table 6. oLDI Port Configuration Registers
Register
Bitfield
Address
0x1CE
OLDI_OUTSEL
0x1CE
OLDI_FORMAT
0x1CE
OLDI_4TH_LANE
0x1CE
OLDI_SWAP_AB
0x1CE
OLDI_SPL_EN
0x1CE
OLDI_SPL_MODE
0x1CE
OLDI_SPL_POL
0x1CF
PD_LVDS_B
0x1CF
PD_LVDS_A
0x1CF
OLDI_DUP
0x1CF
SSEN
Table 7
contains registers used to output polarity inversion and output pin mapping. Polarity is inverted on a lane-
by-lane basis. The pin mapping registers enable programming the pin assignments for the oLDI output ports and
www.analog.com
section below for use-case applications. Note that applications may
(except OLDI SSEN) must only be set when VID_LOCK = 0. The OLDI_SPL_POL bit in
Description
Selects which oLDI port to use for
this data output.
Output format of LVDS port.
oLDI lane count.
Swaps oLDI ports A and B.
oLDI Splitter enable.
oLDI Splitter mode.
Set to 0 for dual oLDI applications.
Selects power-up/power-down
status for LVDS output driver B.
Selects power-up/power-down
status for LVDS output driver A.
Selects whether or not to duplicate
oLDI at both ports
Enables spread spectrum oLDI
output clock. Spread percentage is
adjusted from OLDIPLL registers.
Default percentage is 0.5%.
Decode
0b0: Port A
0b1: Port B
0b0: oLDI
0b1: VESA
0: 4 lanes
1: 3 lanes
0b0: Ports A and B not swapped
0b1: Ports A and B swapped
0b0: Splitter disabled
0b1: Splitter enabled
0b00: Random
0b01: Split with HS
0b10: Split with VS
0b11: Split with DE
0b0: Falling edge
0b1: Rising edge
0b0: LVDS output driver B powered up
0b1: LVDS output driver B powered down
0b0: LVDS output driver A powered up
0b1: LVDS output driver A powered down
0b0: oLDI not duplicated
0b1: oLDI duplicated at both ports
0b0: Spread spectrum disabled
0b1: Spread spectrum enabled
Table
Analog Devices | 17

Advertisement

loading
Need help?

Need help?

Do you have a question about the MAX96752 and is the answer not in the manual?

Questions and answers