Svd3 Operations; Svd3 Interrupt And Reset; Svd3 Interrupt - Epson S1C17M12 Technical Manual

Cmos 16-bit single chip microcontroller
Table of Contents

Advertisement

9 SUPPLY VOLTAGE DETECTOR (SVD3)

9.4.2 SVD3 Operations

Continuous operation mode
SVD3 operates in continuous operation mode by default (SVDCTL.SVDMD[1:0] bits = 0x0). In this mode,
SVD3 operates continuously while the SVDCTL.MODEN bit is set to 1 and it keeps loading the detection re-
sults to the SVDINTF.SVDDT bit. During this period, the current detection results can be obtained by reading
the SVDINTF.SVDDT bit as necessary. Furthermore, an interrupt (if the SVDCTL.SVDRE[3:0] bits ≠ 0xa) or
a reset (if the SVDCTL.SVDRE[3:0] bits = 0xa) can be generated when the SVDINTF.SVDDT bit is set to 1 (low
power supply voltage is detected). This mode can keep detecting power supply voltage drop after the voltage
detection masking time has elapsed even if the IC is placed into SLEEP status or accidental clock stoppage has
occurred.
Intermittent operation mode
SVD3 operates in intermittent operation mode when the SVDCTL.SVDMD[1:0] bits are set to 0x1 to 0x3. In
this mode, SVD3 turns on at an interval set using the SVDCTL.SVDMD[1:0] bits to perform detection opera-
tion and then it turns off while the SVDCTL.MODEN bit is set to 1. During this period, the latest detection
results can be obtained by reading the SVDINTF.SVDDT bit as necessary. Furthermore, an interrupt or a reset
can be generated when SVD3 has successively detected low power supply voltage the number of times speci-
fied by the SVDCTL.SVDSC[1:0] bits.
(1) When the SVDCTL.SVDMD[1:0] bits = 0x0 (continuous operation mode)
SVDCTL.MODEN
SVD3 operating status
SVDINTF.SVDDT
Low power supply voltage
detection interrupt
(2) When the SVDCTL.SVDMD[1:0] bits ≠ 0x0 (intermittent operation mode)
SVDCTL.MODEN
SVD3 operating status
SVDINTF.SVDDT
Low power supply voltage
detection interrupt

9.5 SVD3 Interrupt and Reset

9.5.1 SVD3 Interrupt

Setting the SVDCTL.SVDRE[3:0] bits to a value other than 0xa allows use of the low power supply voltage detec-
tion interrupt function.
Table 9.5.1.1 Low Power Supply Voltage Detection Interrupt Function
Interrupt
Interrupt flag
Low power supply
SVDINTF.SVDIF
voltage detection
SVD3 provides the interrupt enable bit (SVDINTE.SVDIE bit) corresponding to the interrupt flag (SVDINTF.
SVDIF bit). An interrupt request is sent to the interrupt controller only when the SVDINTF.SVDIF bit is set while
the interrupt is enabled by the SVDINTE.SVDIE bit. For more information on interrupt control, refer to the "Interrupt
Controller" chapter.
9-4
V
DD
V
DD
DET
V
: Level set using the SVDCTL.SVDC[4:0] bits
SVD
: Voltage detection masking time
DET
: Voltage detection operation
Figure 9.4.2.1 SVD3 Operations
In continuous operation mode
When the SVDINTF.SVDDT bit is 1
In intermittent operation mode
When low power supply voltage is successively de-
tected the specified number of times
Seiko Epson Corporation
V
SVD
DET
V
SVD
DET
Set condition
S1C17M12/M13 TECHNICAL MANUAL
V
SVD
V
SVD
Clear condition
Writing 1
(Rev. 1.2)

Advertisement

Table of Contents
loading

This manual is also suitable for:

S1c17m13

Table of Contents