Xadc Configuration - Xilinx AMS101 User Manual

Evaluation card
Table of Contents

Advertisement

Chapter 4: AMS Evaluator Tool

XADC Configuration

The XADC control panel highlighted in
XADC configuration registers. These panels specify the XADC sampling rate, the input
signal type (unipolar or bipolar), and either single channel mode or simultaneous channel
mode. Changing any of the items on the XADC Control panel writes the appropriate data
to the XADC register automatically.
The XADC sample rate can be set between 100 kilo-samples per second (kSPS) and
1 MSPS. Unipolar inputs force the negative analog input to ground and the positive input
can swing between 0 and 1V. Bipolar inputs allow both analog inputs to swing +/-500 mV,
with a common-mode range between 0 and 1V. Single channel mode measures data on the
V
DACs over channels V
The default mode of operation is single channel, bipolar, and sampling at 961.4 kSPS.
X-Ref Target - Figure 4-2
Channel Options—Single Channel/Simultaneous Sampling
To select between the two modes of operation, single channel mode and simultaneous
sampling mode, select the desired option from the Channel Options pull-down menu
located in the XADC control panel (see
menu changes, the appropriate data is written to the XADC registers.
38
/ V
channels. Simultaneous sampling mode sends the same analog signals onto both
P
N
AUXP0
Figure 4-2: XADC Configuration Control Panel
www.xilinx.com
Figure 4-2
allows changes to several internal
/V
and V
/V
AUXN0
AUXP8
AUXN8
Figure
4-2). After the Channel Options pull-down
.
XADC Configuration
Control
UG886_c4_02_062512
AMS101 Evaluation Card User Guide
UG886 (v1.3) November 6, 2013

Advertisement

Table of Contents
loading

Table of Contents