High Adcio And Dacio Digital I/O Header Pins - Xilinx Zynq UltraScale+ ZCU216 User Manual

Hide thumbs Also See for Zynq UltraScale+ ZCU216:
Table of Contents

Advertisement

Appendix C: XM650/XM655 Balun Add-on Cards for RFSoC EVM
Figure 43: High ADCIO and DACIO Digital I/O Header Pins
UG1390 (v1.1) July 10, 2020
www.xilinx.com
Send Feedback
ZCU216 Board User Guide
91

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Zynq ek-u1-zcu216-es1-gZynq ek-u1-zcu208-es1-gZcu216

Table of Contents