I/O Voltage Rails - Xilinx Zynq UltraScale+ ZCU216 User Manual

Hide thumbs Also See for Zynq UltraScale+ ZCU216:
Table of Contents

Advertisement

The Seiko TS621E rechargeable 1.5V lithium button-type battery B1 is soldered to the board
with the positive output connected to the ZU49DR RFSoC U1 VCC_PSBATT pin AE29. The
battery supply current IBATT specification is 150 nA maximum when board power is off. B1 is
charged from the VCC1V8 1.8V rail through a series diode with a typical forward voltage drop of
0.38V and 4.7 ΩK current limit resistor. The nominal charging voltage is 1.42V.

I/O Voltage Rails

The ZU49DR RFSoC PL I/O bank voltages on the ZCU216 board are listed in the following table.
Table 6: I/O Voltage Rails
ZU49DR
PL Bank 64
PL Bank 65
PL Bank 66
PL Bank 67
PL Bank 68
PL_Bank 69
PL Bank 84
PL Bank 87
PL Bank 88
PL Bank 89
PS Bank 500
PS Bank 501
PS Bank 502
UG1390 (v1.1) July 10, 2020
ZCU216 Board User Guide
Figure 5: Encryption Key Battery Backup Circuit
Power Net Name
Voltage
VCC1V2
1.2V
VCC1V2
1.2V
1
VADJ_FMC
1.8V
1
VADJ_FMC
1.8V
VCCIV2
1.2V
VCC1V2
1.2V
VCC1V8
1.8V
VCC1V8
1.8V
VCC1V8
1.8V
VCC1V8
1.8V
VCC1V8
1.8V
VCC1V8
1.8V
VCC1V8
1.8V
Chapter 3: Board Component Descriptions
Connected To
PL_C0_DDR4_DQ[0:31]
PL_C0_DDR4_ADDR/CTL, SYSMON_SDA/SCL,
MSP430_GPIO[0:3]
FMCP_HSPC LA BUS [17:33]
FMCP_HSPC LA BUS [00:16]
PL_C1_DDR4_DQ[0:31]
PL_C1_DDR4_ADDR/CTL, 8A34001_GPIO[0:15]
ADCIO[00:15], GPIO_DIP_SW[0:7]
DACIO[0:15], RGB_G_LED[0:3]
PMOD0&1[0:7], SFP[0:3]_TX_DISABLE_B, CPU_RESET
UART2, PL_I2C0/1, CLK104 I/F, CLK_100, GPIO_SW[N,W,C,E,S]
QSPI LWR/UPR, PS_GPIO2, MIO_I2C0/1, UART0, MIO_LED/PB
PMU_INPUT, PMU_GPO[0:5], SDIO I/F, PS_GPIO1
USB (3.0) I/F, ENET I/F
Send Feedback
www.xilinx.com
25

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Zynq ek-u1-zcu216-es1-gZynq ek-u1-zcu208-es1-gZcu216

Table of Contents