Branching Instruction Lines; Coding Multiple Right-Hand Instructions - Omron SYSMAC CV Series Operation Manual

Ladder diagrams

Hide thumbs Also See for SYSMAC CV Series:

Table of Contents

Branching Instruction Lines

AND NOT 000003

The first logic block instruction is used to combine the execution conditions re-

sulting from blocks a and b, and the second one is to combine the execution

condition of block c with the execution condition resulting from the normally

closed condition assigned CIO 000003. The rest of the diagram can be coded

with OR, AND, and AND NOT instructions. The logical flow for this and the re-

sulting code are shown below.

If there is more than one right-hand instruction executed with the same execu-

tion condition, they are coded consecutively following the last condition on the

instruction line. In the following example, the last instruction line contains one

more condition that corresponds to an AND with CIO 000400.

When an instruction line branches into two or more lines, it is sometimes neces-

sary to use either interlocks or TR bits to maintain the execution condition that

existed at a branching point. This is because instruction lines are executed

across to a right-hand instruction before returning to the branching point to

execute instructions one a branch line. If a condition exists on any of the instruc-

tion lines after the branching point, the execution condition could change during

this time making proper execution impossible. The following diagrams illustrate

Address Instruction

Address Instruction Operands

Show Quick Links

Table of Contents

Cv2000 Cvm1 Cv500 Cv1000