Orban OPTIMOD-FM 8500S Operating Manual page 328

Digital audio processor
Table of Contents

Advertisement

C1103
+3.3V
10UF
L1102
L1103
HZ0805G102R-10
HZ0805G102R-10
C1104
C1105
0.1UF
0.1UF
12
14
CSEL
MCK01
15
MCK02
5
FS1
+3.3V
6
33.8688M HZ
FS2
18
SCK00
36.864M HZ
19
7
SCK01
16.384M HZ
SR
2
SCK02
24.576M HZ
10
3
XT1
SCK03
11
XT2
IC1102
IC PL L 1707
+3.3V
L1101
+3.3V
R1106
R1100
100.0K
110.0 OHM
HZ0805G102R-10
IC1101
C1111
1
6
VC
VDD
C1100
0.01UF
R1107
2
5
EN
N/C
100.0K
1.0UF
R1105
3
4
GND
OUT
150.0 OHM
FVXO- HC73B- 27MHz
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT10)
(SHT10)
(SHT10)
(SHT10)
(SHT10)
(SHT10)
(SHT10)
(SHT5)
(SHT2)
+3.3V
R1101
(SHT10)
4.99K
J1101
3
(SHT5)
2
(SHT12)
1
HDR 3
(SHT6)
(SHT6)
C1101
(SHT6)
Note: J1101 is f o r diagnostic
C1110
(SHT6)
purposes - jumpering J1101 pins
0.1UF
1.0UF
(SHT6)
2 and 3 together causes IC1103
(SHT6)
to re-route AOUT_DATA,
(SHT3)
DOUT1_DATA, and
(SHT5)
DOUT2_DATA so as to come
(SHT5)
directly f r om AIN_DATA, directly
(SHT4)
bypassing all DSP circuitry.
(SHT4)
(SHT2)
(SHT3)
(SHT4)
(SHT4,6)
JTAG PORT
+3.3V
J1102
1
2
(TM S)
3
4
(TCK)
5
6
(TDO)
7
8
(TDI)
9
10
11
12
13
14
HDR 7X2,2MM
6-46
IC1 103
RXCKO_1
23
RXCKO_1
I0 (429)
RX_LRCK_1
16
RX_LRCK_1
I0 (426)
RX_BCLK_1
17
RX_BCLK_1
I0 (423)
DIN1_DATA
25
DIN1_DATA
I0 (420)
I0 (12)
RXCKO_2
19
RXCKO_2
I0 (417)
I0 (15)
RX_LRCK_2
20
RX_LRCK_2
I0 (414)
I0 (18)
RX_BCLK_2
21
RX_BCLK_2
I0 (408)
I0 (21)
DIN2_DATA
22
DIN2_DATA
I0 (405)
I0 (24)
TX_M CLK_1
31
TX_MCLK_1
IO (402)
I0 (27)
TX_LRCK_1
24
TX_LRCK_1
I0 (399)
I0 (30)
TX_BCLK_1
26
TX_BCLK_1
I0 (396)
I0 (36)
TX_M CLK_2
27
TX_MCLK_2
I0 (390)
I0 (39)
TX_LRCK_2
28
TX_LRCK_2
I0 (387)
I0 (42)
TX_BCLK_2
35
TX_BCLK_2
I0 (384)
I0 (45)
30
I0/GCK1 (381)
I0 (48)
MISC_CS-N
142
MISC_CS-N
I0 (375)
I0 (57)
E1107
143
I0/GSR (372)
I0 (60)
DOUTSR_CS-N
4
DOUTSR_CS-N
I0 (366)
I0 (63)
SEL_L-N
2
SEL_L-N
I0/GTS3 (363)
I0 (66)
SEL_M -N
3
SEL_M-N
I0/GTS4 (360)
I0 (69)
SY NCM UX_CS-N
5
SYNCMUX_CS-N
I0/GTS1 (354)
I0 (72)
D[0..7 ]
6
D[0..7]
I0/GTS2 (351)
I0 (75)
D0
7
I0 (348)
I0 (78)
D1
9
I0 (345)
I0 (81)
D2
10
I0 (342)
I0 (84)
D3
12
I0 (339)
I0 (87)
D4
11
I0 (336)
I0 (90)
D5
13
I0 (333)
I0 (93)
D6
14
I0 (330)
I0 (99)
D7
15
I0 (327)
I0 (102)
39
I0 (321)
I0 (111)
32
I0/GCK2 (318)
I0 (114)
PIC_M CLK
41
PIC_MCLK
I0 (315)
I0 (117)
REF_M CLK
44
REF_MCLK
I0 (312)
I0 (120)
AIN_DATA
33
AIN_DATA
I0 (309)
I0 (126)
E1108
34
I0 (306)
I0 (129)
E1109
46
I0 (303)
I0 (132)
38
I0/GCK3 (300)
I0 (135)
24.576M HZB
40
24.576MHZB
I0 (297)
I0 (138)
E1110
48
I0 (294)
I0 (144)
E1111
43
I0 (291)
I0 (147)
E1112
45
I0 (288)
I0 (150)
49
I0 (282)
I0 (156)
SY NC_REF1
50
SYNC_REF1
I0 (279)
PW R_SY NC
51
PW R_SYNC
I0 (273)
IC606_SDO5_1
118
IC606_SDO5_1
I0 (267)
I0 (165)
IC606_SDO4_1
126
IC606_SDO4_1
I0 (264)
I0 (171)
IC606_SDO3_1
133
IC606_SDO3_1
I0 (261)
I0 (174)
IC606_SDO5_3
128
IC606_SDO5_3
I0 (255)
I0 (177)
IC606_SDO4_3
129
IC606_SDO4_3
I0 (252)
I0 (180)
IC606_SDO3_3
130
IC606_SDO3_3
I0 (246)
I0 (183)
AOUT_DATA
131
AOUT_DATA
I0 (243)
I0 (186)
DOUT1_DATA
135
DOUT1_DATA
I0 (240)
I0 (189)
DOUT2_DATA
132
DOUT2_DATA
I0 (237)
I0 (192)
COM P_DATA
134
COMP_DATA
I0 (234)
I0 (195)
PILOT_DATA
137
PILOT_DATA
I0 (231)
I0 (198)
AIN_M CLK
136
AIN_MCLK
I0 (228)
I0 (201)
AOUT_M CLK
138
AOUT_MCLK
I0 (225)
I0 (207)
16.384M HZB
139
16.384MHZB
I0 (222)
I0 (210)
PILOT_FCLK
140
PILOT_FCLK
I0 (219)
18
GND
Vccio2.5V/3.3V
29
GND
Vccio2.5V/3.3V
36
GND
Vccio2.5V/3.3V
47
GND
Vccio2.5V/3.3V
62
GND
Vccio2.5V/3.3V
72
+3.3V
+3.3V
+3.3V
GND
Vccio2.5V/3.3V
89
GND
90
Vccint3.3V
GND
R1104
R1103
R1102
99
Vccint3.3V
GND
108
Vccint3.3V
100.0K
100.0K
100.0K
GND
114
Vccint3.3V
GND
123
GND
144
GND
67
TCK
65
TMS
63
TDI
XC9 5144XL -10TQ G 144C
TECHNICAL DATA
IC606_SDO2_1
105
(SHT6)
I0 (3)
IC606_SDO2_1
IC606_SDO2_3
107
(SHT6)
I0 (6)
IC606_SDO2_3
IC605_SDO5_3
104
(SHT6)
I0 (9)
IC605_SDO5_3
IC605_SDO4_3
102
(SHT6)
IC605_SDO4_3
IC605_SDO3_3
103
(SHT6)
IC605_SDO3_3
IC605_SDO2_3
100
(SHT6)
IC605_SDO2_3
IC604_SDO2_3
98
(SHT6)
IC604_SDO2_3
IC603_SDO2_3
101
(SHT6)
IC603_SDO2_3
IC602_SDO2_3
96
(SHT6)
IC602_SDO2_3
IC601_SDO5_3
94
(SHT6)
IC601_SDO5_3
IC601_SDO4_3
93
(SHT6)
IC601_SDO4_3
IC601_SDO3_3
92
(SHT6)
IC601_SDO3_3
IC601_SDO2_3
97
(SHT6)
IC601_SDO2_3
FSY NC
95
(SHT6)
FSYNC
BCLK
91
(SHT6)
BCLK
IC606_SDO5_0
88
(SHT6)
IC606_SDO5_0
IC606_SDI1_0
83
(SHT6)
IC606_SDI1_0
IC606_SDI2_0
87
(SHT6)
IC606_SDI2_0
IC606_SDI3_0
86
(SHT6)
IC606_SDI3_0
IC605_SDI3_0
81
(SHT6)
IC605_SDI3_0
IC604_SDI3_0
85
(SHT6)
IC604_SDI3_0
IC603_SDI3_0
82
IC603_SDI3_0
(SHT6)
IC602_SDI0_0
79
(SHT6)
IC602_SDI0_0
IC602_SDI1_0
80
(SHT6)
IC602_SDI1_0
IC602_SDI2_0
78
(SHT6)
IC602_SDI2_0
IC602_SDI3_0
77
(SHT6)
IC602_SDI3_0
IC601_SDI0_0
76
(SHT6)
IC601_SDI0_0
IC601_SDI1_0
74
(SHT6)
IC601_SDI1_0
IC601_SDI2_0
75
IC601_SDI2_0
(SHT6)
IC601_SDI3_0
71
(SHT6)
IC601_SDI3_0
DFS
125
(SHT2,3)
DFS
CKS01
117
(SHT3)
CKS01
DARST-N
124
(SHT3,4)
DARST-N
ADRST-N
121
(SHT2)
ADRST-N
SRCRST-N
120
SRCRST-N
(SHT10)
MUTE_IC306
119
(SHT3)
MUTE_IC306
COM P_W CLK
115
(SHT4,6)
COMP_W CLK
COM P_BCLK
116
(SHT4,6)
COMP_BCLK
OUT_FCLK
113
(SHT3,4,5,6)
OUT_FCLK
OUT_BCLK
112
(SHT3,4,5,6)
OUT_BCLK
IN_FCLK
110
(SHT2,5,6)
IN_FCLK
IN_BCLK
111
(SHT2,5,6)
IN_BCLK
EXTAL
106
(SHT7)
EXTAL
DSP_RST-N
69
(SHT10)
DSP_RST-N
START
64
(SHT10)
START
IRQB-N
61
(SHT7)
IRQB-N
MUTE_IC401
70
(SHT4)
MUTE_IC401
IC601_SDI0_1
60
(SHT6)
IC601_SDI0_1
58
68
SY NC_REFPIC
57
+3.3V
(SHT10)
SYNC_REFPIC
IC601_SDI0_2
56
(SHT6)
IC601_SDI0_2
E1113
66
E1114
54
E1115
R1108
53
4.99K
59
1%
PILOT_BCLK
52
(SHT4)
PILOT_BCLK
+3.3V
1
37
R1109
55
0 OHM
73
(5500 NO-STUFF)
109
127
C1115
C1114
C1113
C1112
8
42
0.01UF
0.01UF
0.01UF
0.01UF
84
141
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
122
C1109
C1108
C1107
C1106
C1102
TDO
0.1UF
0.1UF
0.1UF
0.1UF
1.0UF
ORBAN MODEL 8500S
PHASE COMPARATOR
+3.3V
IC1104
3
2
COMP IN
PC1 OUT
14
SIG IN
15
PC3 OUT
6
C1A
7
13
C1B
PC2 OUT
11
1
R1
PCP OUT
12
R2
4
VCO OUT
9
VCO IN
5
10
INH
DEM OUT
74HC4046AM
+3.3V
8600S I/O BOARD:
CLOCK GENERATION AND CPLD
PAGE 11 of 12
62370.000.04.1

Advertisement

Table of Contents
loading

Table of Contents