NEC PD750004 User Manual page 305

4 bit single-chip microcomputer
Table of Contents

Advertisement

BR addr1
II
Function: For the µPD750008 PC
Branches to the address specified by the immediate data addr1.
This instruction is an assembler pseudo instruction, and the assembler automatically replaces this
instruction with the BRA !addr1 instruction, BR !addr instruction, BRCB !caddr instruction, or BR $addr1
instruction as required at assembly time.
Remark "Function" in this section is applicable to the µPD750008 whose program counter consists of
13 bits (addr = 0000H to 1FFFH).
However, this is also applicable to the µPD750004 whose program counter consists of
12 bits (addr = 0000H to 0FFFH), the µPD750006 whose program counter consists of 13
bits (addr = 0000H to 17FFH), and the µPD75P0016 whose program counter consists of
14 bits (addr = 0000H to 3FFFH).
BRA !addr1
II
Function: For the µPD750008 PC
I
BR !addr
Function: For the µPD750008 PC
Transfers the immediate data addr to the program counter (PC), then branches to the location addressed
by the program counter.
BR $addr
I
Function: For the µPD750008 PC
addr = (PC–15) to (PC–1), (PC+2) to (PC+16)
Relative branch instruction with branch ranges of (–15 to –1) and (+2 to +16) from the current address.
The instruction is not affected by page or block boundaries.
II
BR $addr1
Function: For the µPD750008 PC
addr = (PC–15) to (PC–1), (PC+2) to (PC+16)
Relative branch instruction with branch ranges of (–15 to –1) and (+2 to +16) from the current address.
The instruction is not affected by page or block boundaries.
<– addr1
12-0
addr1 = 0000H-1FFFH
<– addr1
12-0
<– addr
12-0
addr = 0000H-1FFFH
<– addr
12-0
<– addr1
12-0
CHAPTER 11 INSTRUCTION SET
285

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pd750006Pd750008Pd75p0016

Table of Contents