Status Of The Hardware After A Reset - NEC PD750004 User Manual

4 bit single-chip microcomputer
Table of Contents

Advertisement

µPD750008 USER'S MANUAL
Hardware
Program counter (PC)
Carry flag (CY)
PSW
Skip flags (SK0 to SK2)
Interrupt status flags (IST0, IST1)
Bank enable flags (MBE, RBE)
Stack pointer (SP)
Stack bank selection register (SBS)
Data memory (RAM)
General registers (X, A, H, L, D, E, B, C)
Bank selection register (MBS, RBS)
Counter (BT)
Basic
interval
Mode register (BTM)
timer/watch-
Watchdog timer enable flag
dog timer
(WDTM)
Counter (T0)
Timer
event
Modulo register (TMOD0)
counter
Mode register (TM0)
TOE0, TOUT flip-flop
Counter (T1)
Timer
counter
Modulo registers (TMOD1)
Mode register (TM1)
TOE1, TOUT flip-flop
Mode register (WM)
Clock timer
Serial
Shift register (SIO)
interface
Operation mode register
(CSIM)
SBI control register (SBIC)
Slave address register (SVA)
Note Data of address 0F8H to 0FDH of the data memory becomes undefined when the RESET signal is
generated.
226
Table 8-1. Status of the Hardware after a Reset (1/2)
Generation of a RESET signal
in a standby mode
µPD750004
4 low-order bits at address
0000H in program memory are
set in PC bits 11 to 8, and the
data at address 0001H are set
in PC bits 7 to 0.
µPD750006,
5 low-order bits at address
µPD750008
0000H in program memory are
set in PC bits 12 to 8, and the
data at address 0001H are set
in PC bits 7 to 0.
µPD75P0016
5 low-order bits at address
0000H in program memory are
set in PC bits 13 to 8, and the
data at address 0001H are set
in PC bits 7 to 0.
Held
0
0
Bit 6 at address 0000H in
program memory is set in RBE,
and bit 7 is set in MBE.
Undefined
1000B
Held
Held
0, 0
Undefined
0
0
0
FFH
0
0, 0
0
FFH
0
0, 0
0
Held
0
0
Held
Note
Generation of a RESET signal
during operation
4 low-order bits at address
0000H in program memory are
set in PC bits 11 to 8, and the
data at address 0001H are set
in PC bits 7 to 0.
5 low-order bits at address
0000H in program memory are
set in PC bits 12 to 8, and the
data at address 0001H are set
in PC bits 7 to 0.
5 low-order bits at address
0000H in program memory are
set in PC bits 13 to 8, and the
data at address 0001H are set
in PC bits 7 to 0.
Undefined
0
0
Bit 6 at address 0000H in
program memory is set in RBE,
and bit 7 is set in MBE.
Undefined
1000B
Undefined
Undefined
0, 0
Undefined
0
0
0
FFH
0
0, 0
0
FFH
0
0, 0
0
Undefined
0
0
Undefined

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pd750006Pd750008Pd75p0016

Table of Contents