Xilinx Virtex-6 FPGA User Manual page 25

Table 1-5: GTH Quad Attribute Summary (Cont'd)
Virtex-6 FPGA GTH Transceivers User Guide
UG371 (v2.0) February 16, 2010
Attribute
PCS_RESET_1_LANE0
PCS_RESET_1_LANE1
PCS_RESET_1_LANE2
PCS_RESET_1_LANE3
PCS_TYPE_LANE0
PCS_TYPE_LANE1
PCS_TYPE_LANE2
PCS_TYPE_LANE3
PLL_CFG0
PLL_CFG1
PLL_CFG2
PMA_CTRL1_LANE0
PMA_CTRL1_LANE1
PMA_CTRL1_LANE2
PMA_CTRL1_LANE3
PMA_CTRL2_LANE0
PMA_CTRL2_LANE1
PMA_CTRL2_LANE2
PMA_CTRL2_LANE3
PMA_LPBK_CTRL_LANE0
PMA_LPBK_CTRL_LANE1
PMA_LPBK_CTRL_LANE2
PMA_LPBK_CTRL_LANE3
PRBS_BER_CFG0_LANE0
PRBS_BER_CFG0_LANE1
PRBS_BER_CFG0_LANE2
PRBS_BER_CFG0_LANE3
PRBS_BER_CFG1_LANE0
PRBS_BER_CFG1_LANE1
PRBS_BER_CFG1_LANE2
PRBS_BER_CFG1_LANE3
PRBS_CFG_LANE0
PRBS_CFG_LANE1
PRBS_CFG_LANE2
PRBS_CFG_LANE3
www.xilinx.com
Port and Attribute Summary
Type
16-bit Hex
16-bit Hex
16-bit Hex
16-bit Hex
16-bit Hex
16-bit Hex
16-bit Hex
16-bit Hex
16-bit Hex
16-bit Hex
16-bit Hex
25