Xilinx Virtex-6 FPGA User Manual page 124
Gth transceivers
Hide thumbs
Also See for Virtex-6 FPGA:
- Manual (381 pages) ,
- User manual (317 pages) ,
- Getting started manual (77 pages)
Table of Contents
Advertisement
Chapter 4: Receiver
Table 4-16
Table 4-16: RX 64B/66B Block Attributes
Attribute
PCS_MODE_LANE0
PCS_MODE_LANE1
PCS_MODE_LANE2
PCS_MODE_LANE3
124
defines the RX 64B/66B block attributes.
Type
16-bit Hex
This attribute sets PCS mode.
[15]: Loopback serializer/deserializer RX to serializer/deserializer TX
[14]: Loopback PCS TX to PCS RX
[13:11]: PRBS generator mode
000: None
001: PRBS7
010: PRBS9
011: PRBS11
100: PRBS23
101: PRBS31
Others: Reserved
[10:8]: PRBS checker mode
000: None
001: PRBS7
010: PRBS9
011: PRBS11
100: PRBS23
101: PRBS31
Others: Reserved
[7:4]: PCS RX mode
0000: Zero
0001: 64B/66B
0111: 8B/10B
1010: 16-bit raw data
1011: 20-bit raw data
1100: PRBS
Others: Reserved
[3:0]: PCS TX mode
0000: Zero
0001: 64B/66B
0111: 8B/10B
1010: 16-bit raw data
1011: 20-bit raw data
1100: PRBS
Others: Reserved
www.xilinx.com
Description
Virtex-6 FPGA GTH Transceivers User Guide
UG371 (v2.0) February 16, 2010
Advertisement
Table of Contents
