Fpga Configuration; Configuration Modes - Xilinx VCU118 User Manual

5. The VCU118 board requires three adjacent PCIe slots. The VCU118 board has a large
cooling fan that exceeds the PCIe top side component height restriction and has several
spring loaded screws on the back side of the board. Ensure the slots closest to the front
and back of the board are free of obstructions.
6. Plug the VCU118 board into the center of the three open slots.
7. Install the top mounting bracket screw into the PC expansion cover retainer bracket to
secure the VCU118 board in its slot.
8. Connect the ATX power supply to the VCU118 board using the ATX power supply
adapter cable as shown in
a. Plug the 6-pin 2 x 3 Molex connector on the adapter cable into J15 on the VCU118
board.
b. Plug the 4-pin 1 x 4 peripheral power connector from the ATX power supply into the
4-pin adapter cable connector.
Do NOT plug a PC ATX power supply 6-pin connector into J15 on the VCU118 evaluation
CAUTION!
board. The ATX 6-pin connector has a different pin out than J15. Connecting an ATX 6-pin connector
into J15 damages the VCU118 evaluation board and voids the board warranty.
9. Slide the VCU118 board power switch SW1 to the ON position. The PC can now be
powered on.

FPGA Configuration

The VCU118 board supports two of the seven UltraScale FPGA configuration modes:
• Master BPI using the onboard linear BPI flash memory
• JTAG using:
USB JTAG configuration port (Digilent module U115)
°
Platform cable USB 2.0, 2 mm, keyed flat cable header (J3)
°
Each configuration interface corresponds to one or more configuration modes and bus
widths, as listed in
3, and 4, respectively. The FPGA default mode setting M[2:0] = 101 selects the JTAG
configuration mode.
Table 2-4: Configuration Modes
Configuration Mode
Master BPI
JTAG
VCU118 Board User Guide
UG1224 (v1.0) December 15, 2016
Figure 2-3.
Table 2-4. The mode switches M2, M1, and M0 are on SW16 positions 2,
SW16 DIP Switch
Settings M[2:0]
010
101
www.xilinx.com
Chapter 2: Board Setup and Configuration
Bus Width CCLK Direction
x8,x16 Output
x1 Not Applicable
17
Send Feedback