Memory Protection Unit (Mpu) - Texas Instruments TMS320C6670 Data Manual

Multicore fixed and floating-point system-on-chip
Hide thumbs Also See for TMS320C6670:
Table of Contents

Advertisement

www.ti.com

7.10 Memory Protection Unit (MPU)

The C6670 supports six MPUs:
One MPU is used to protect main CORE/3 CFG TeraNet (CFG space of all slave devices on the TeraNet is
protected by the MPU).
Two MPUs are used for packet DMA (one for DATA PORT and another is for CFG PORT).
One MPU is used for Semaphore.
One MPU is used for the RAC.
One MPU is used to protect the main CFG TeraNet of the TE_SCR_3M.
This section contains MPU register map and details of device-specific MPU registers only. For MPU features and
details of generic MPU registers, see the Memory Protection Unit (MPU) for KeyStone Devices User Guide in
2.9 ''Related Documentation from Texas Instruments'' on page
The following tables show the configuration of each MPU and the memory regions protected by each MPU.
Table 7-48
MPU Default Configuration
MPU0
Setting
Main CFG SCR
Default permission
Assume allowed Assume allowed
Number of allowed IDs
16
supported
Number of programmable
16
ranges supported
Compare width
1KB granularity
End of Table 7-48
Table 7-49
MPU Memory Regions
Memory Protection
MPU0
Main CFG SCR
MPU1
QM_SS DATA PORT
MPU2
QM_SS CFG PORT
MPU3
Semaphore
MPU4
RAC
MPU5
TE_SCR_3M
End of Table 7-49
Table 7-50
shows the unique Master ID assigned to each CorePac and peripherals on the device.
Table 7-50
Master ID Settings (Part 1 of 3)
Master ID
C6670
0
CorePac0
1
CorePac1
2
CorePac2
3
CorePac3
4
Reserved
5
Reserved
6
Reserved
7
Reserved
Copyright 2012 Texas Instruments Incorporated
Submit Documentation Feedback
Multicore Fixed and Floating-Point System-on-Chip
MPU1
MPU2
(QM_SS DATA PORT)
(QM_SS CFG PORT)
Assume allowed
16
16
5
16
1KB granularity
1KB granularity
Start Address
End Address
0x01D00000
0x026203FF
0x34000000
0x340BFFFF
0x02A00000
0x02ABFFFF
0x02640000
0x026407FF
0x01F80000
0x0215FFFF
0x35000000
0x350003FF
TMS320C6670 Peripheral Information and Electrical Specifications
66.
MPU3
MPU4
Semaphore
RAC
Assume allowed Assume allowed Assume allowed
16
16
1
2
1KB granularity
1KB granularity
TMS320C6670
SPRS689D—March 2012
MPU5
TE_SCR_3M
16
3
1KB granularity
179

Advertisement

Table of Contents
loading

Table of Contents