Texas Instruments TMS320C6670 Data Manual page 162

Multicore fixed and floating-point system-on-chip
Hide thumbs Also See for TMS320C6670:
Table of Contents

Advertisement

TMS320C6670
Multicore Fixed and Floating-Point System-on-Chip
SPRS689D—March 2012
Table 7-39
CIC0 Event Inputs — C66x CorePac Secondary Interrupts (Part 3 of 6)
Input Event# on CIC
System Interrupt
84
Tracer_QM_SS_DMA_INTD
85
Tracer_SEM_INTD
86
PSC_ALLINT
87
MSMC_scrub_cerror
88
BOOTCFG_INTD
89
po_vcon_smpserr_intr
90
MPU0_INTD
(MPU0_ADDR_ERR_INT and
MPU0_PROT_ERR_INT combined)
91
BCP_ERROR0
92
MPU1_INTD
(MPU1_ADDR_ERR_INT and
MPU1_PROT_ERR_INT combined)
93
BCP_ERROR1
94
MPU2_INTD
(MPU2_ADDR_ERR_INT and
MPU2_PROT_ERR_INT combined)
95
BCP_ERROR2
96
MPU3_INTD
(MPU3_ADDR_ERR_INT and
MPU3_PROT_ERR_INT combined)
97
BCP_ERROR3
98
MSMC_dedc_cerror
99
MSMC_dedc_nc_error
100
MSMC_scrub_nc_error
101
Reserved
102
MSMC_mpf_error8
103
MSMC_mpf_error9
104
MSMC_mpf_error10
105
MSMC_mpf_error11
106
MSMC_mpf_error12
107
MSMC_mpf_error13
108
MSMC_mpf_error14
109
MSMC_mpf_error15
110
DDR3_ERR
111
vusr_int_o
112
INTDST0
113
INTDST1
114
INTDST2
115
INTDST3
116
INTDST4
117
INTDST5
118
INTDST6
119
INTDST7
120
INTDST8
121
INTDST9
122
INTDST10
162
TMS320C6670 Peripheral Information and Electrical Specifications
Description
Tracer sliding time window interrupt for QM_SS slave
Tracer sliding time window interrupt for Semaphore
Power & Sleep Controller Interrupt
Correctable (1-bit) soft error detected during scrub cycle
Chip-level MMR Error Register
SmartReflex
MPU0 addressing violation interrupt and protection violation interrupt.
BCP error 0
MPU1 addressing violation interrupt and protection violation interrupt.
BCP error 1
MPU2 addressing violation interrupt and protection violation interrupt.
BCP error 2
MPU3 addressing violation interrupt and protection violation interrupt.
BCP error 3
Correctable (1-bit) soft error detected on SRAM read
Non-correctable (2-bit) soft error detected on SRAM read
Non-correctable (2-bit) soft error detected during scrub cycle
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
DDR3_EMIF Error Interrupt
HyperLink Interrupt
RapidIO Interrupt
RapidIO Interrupt
RapidIO Interrupt
RapidIO Interrupt
RapidIO Interrupt
RapidIO Interrupt
RapidIO Interrupt
RapidIO Interrupt
RapidIO Interrupt
RapidIO Interrupt
RapidIO Interrupt
Copyright 2012 Texas Instruments Incorporated
Submit Documentation Feedback
www.ti.com

Advertisement

Table of Contents
loading

Table of Contents