Sign In
Upload
Manuals
Brands
Texas Instruments Manuals
Signal Processors
SM320F2812-HT Data
Texas Instruments SM320F2812-HT Data Manuals
Manuals and User Guides for Texas Instruments SM320F2812-HT Data. We have
1
Texas Instruments SM320F2812-HT Data manual available for free PDF download: Data Manual
Texas Instruments SM320F2812-HT Data Data Manual (153 pages)
Digital Signal Processor
Brand:
Texas Instruments
| Category:
Signal Processors
| Size: 1.42 MB
Table of Contents
Table of Contents
2
Www.ti.com SGUS062B – JUNE 2009 – REVISED JUNE
9
1 Features
11
Supports Extreme Temperature Applications
12
2 Introduction
13
Description
13
Device Summary
13
Hardware Features
13
Die Layout
14
SM320F2812 die Layout
14
Bare die Information
14
Pin Assignments
15
SM320F2812 172-Pin HFG CQFP (Top View)
15
Signal Descriptions
16
3 Functional Overview
25
Memory Map
26
Functional Block Diagram
26
F2812 Memory Map (See Notes A. through G.)
26
Addresses of Flash Sectors in F2812
27
Wait States
28
Brief Descriptions
29
C28X CPU
29
Memory Bus (Harvard Bus Architecture)
29
Peripheral Bus
29
Real-Time JTAG and Analysis
29
External Interface (XINTF)
30
Flash
30
L0, L1, H0 Sarams
30
Boot ROM
30
Security
31
Boot Mode Selection
31
Peripheral Interrupt Expansion (PIE) Block
32
External Interrupts (XINT1, XINT2, XINT13, XNMI)
32
Oscillator and PLL
32
Watchdog
32
Peripheral Clocking
32
Low-Power Modes
32
Peripheral Frames 0, 1, 2 (Pfn)
33
General-Purpose Input/Output (GPIO) Multiplexer
33
32-Bit CPU Timers (0, 1, 2)
33
Control Peripherals
33
Serial Port Peripherals
34
Register Map
34
Peripheral Frame 0 Registers
35
Peripheral Frame 1 Registers
35
Peripheral Frame 2 Registers
36
Device Emulation Registers
37
External Interface, XINTF
37
External Interface Block Diagram
38
Timing Registers
39
XREVISION Register
39
XINTF Configuration and Control Register Mappings
39
XREVISION Register Bit Definitions
39
Interrupts
40
Interrupt Sources
40
Multiplexing of Interrupts Using the PIE Block
41
PIE Peripheral Interrupts
41
PIE Configuration and Control Registers
42
External Interrupts
43
External Interrupts Registers
43
System Control
44
Clock and Reset Domains
44
PLL, Clocking, Watchdog, and Low-Power Mode Registers
45
OSC and PLL Block
46
PLLCR Register Bit Definitions
46
Loss of Input Clock
47
PLL-Based Clock Module
47
External Reference Oscillator Clock Option
47
Recommended Crystal/Clock Connection
47
Possible PLL Configuration Modes
47
Watchdog Block
48
Watchdog Module
48
Low-Power Modes Block
49
F2812 Low-Power Modes
49
4 Peripherals
50
32-Bit CPU-Timers
50
CPU-Timers
50
CPU-Timer Interrupts Signals and Output Signal (See Notes A. and B.)
51
CPU-Timers 0, 1, 2 Configuration and Control Registers
52
Event Manager Modules (EVA, EVB)
53
Module and Signal Names for EVA and EVB
53
EVA Registers
54
General-Purpose (GP) Timers
56
Full-Compare Units
56
Programmable Deadband Generator
56
PWM Waveform Generation
56
Double Update PWM Mode
56
Event Manager a Functional Block Diagram (See Note A.)
56
PWM Characteristics
57
Capture Unit
57
Quadrature-Encoder Pulse (QEP) Circuit
57
External ADC Start-Of-Conversion
57
Enhanced Analog-To-Digital Converter (ADC) Module
58
Block Diagram of the F2812 ADC Module
59
ADC Pin Connections with Internal Reference (See Notes a and B)
60
ADC Pin Connections with External Reference
61
ADC Registers
62
Enhanced Controller Area Network (Ecan) Module
63
Ecan Block Diagram and Interface Circuit
64
V Ecan Transceivers for the SM320F2812 DSP
64
Ecan Memory Map
65
CAN Registers Map
66
Multichannel Buffered Serial Port (Mcbsp) Module
67
Mcbsp Module with FIFO
68
Mcbsp Register Summary
69
Serial Communications Interface (SCI) Module
71
SCI-A Registers
72
SCI-B Registers
72
Serial Communications Interface (SCI) Module Block Diagram
73
Serial Peripheral Interface (SPI) Module
74
SPI Registers
75
Serial Peripheral Interface Module Block Diagram (Slave Mode)
76
Gpio Mux
77
GPIO Mux Registers
77
GPIO Data Registers
78
Gpio/Peripheral Pin Multiplexing
79
5 Development Support
80
Device and Development Support Tool Nomenclature
80
Documentation Support
81
Device Nomenclature
81
6 Electrical Specifications
84
Absolute Maximum Ratings
84
Recommended Operating Conditions
85
Electrical Characteristics
85
SM320F2812-HT Life Expectancy Curve
86
Current Consumption by Power-Supply Pins over Recommended Operating Conditions During Low-Power Modes at 150-Mhz SYSCLKOUT
87
Current Consumption Graphs
88
Typical Current Consumption over Frequency
88
Reducing Current Consumption
89
Power Sequencing Requirements
89
Typical Power Consumption over Frequency
89
Typical Current Consumption by Various Peripherals (at 150 Mhz)
89
Recommended Low-Dropout Regulators
89
F2812 Typical Power-Up and Power-Down Sequence - Option 2
90
Signal Transition Levels
91
Output Levels
91
Input Levels
91
Timing Parameter Symbology
92
General Notes on Timing Parameters
92
Test Load Circuit
92
V Test Load Circuit
92
Device Clock Table
93
Clock Requirements and Characteristics
93
Input Clock Requirements
93
Clock Table and Nomenclature
93
Input Clock Frequency
93
Output Clock Characteristics
94
XCLKIN Timing Requirements - PLL Bypassed or Enabled
94
XCLKIN Timing Requirements - PLL Disabled
94
Possible PLL Configuration Modes
94
XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)
94
Reset Timing
95
Clock Timing
95
Reset (XRS) Timing Requirements
95
Power-On Reset in Microcomputer Mode (XMP/MC = 0) (See Note A)
97
Power-On Reset in Microprocessor Mode (XMP/MC = 1)
98
Warm Reset in Microcomputer Mode
98
Effect of Writing into PLLCR Register
98
Low-Power Mode Wakeup Timing
99
IDLE Entry and Exit Timing
99
IDLE Mode Switching Characteristics
99
STANDBY Mode Switching Characteristics
100
STANDBY Entry and Exit Timing
101
HALT Mode Switching Characteristics
102
Event Manager Interface
103
PWM Timing
103
HALT Wakeup Using XNMI
103
PWM Output Timing
104
PWM Switching Characteristics
104
Timer and Capture Unit Timing Requirements
104
Interrupt Timing
105
Tdirx Timing
105
EVASOC Timing
105
EVBSOC Timing
105
External ADC Start-Of-Conversion - EVA - Switching Characteristics
105
External ADC Start-Of-Conversion - EVB - Switching Characteristics
105
Interrupt Switching Characteristics
105
General-Purpose Input/Output (GPIO) - Output Timing
106
External Interrupt Timing
106
Interrupt Timing Requirements
106
General-Purpose Output Switching Characteristics
106
General-Purpose Input/Output (GPIO) - Input Timing
107
General-Purpose Output Timing
107
GPIO Input Qualifier - Example Diagram for QUALPRD = 1
107
General-Purpose Input Timing Requirements
107
SPI Master Mode Timing
108
General-Purpose Input Timing
108
SPI Master Mode External Timing (Clock Phase = 0)
108
SPI Master Mode External Timing (Clock Phase = 0)
109
SPI Master Mode External Timing (Clock Phase = 1)
110
SPI Master External Timing (Clock Phase = 1)
111
SPI Slave Mode Timing
112
SPI Slave Mode External Timing (Clock Phase = 0)
112
SPI Slave Mode External Timing (Clock Phase = 0)
113
SPI Slave Mode External Timing (Clock Phase = 1)
113
External Interface (XINTF) Timing
114
SPI Slave Mode External Timing (Clock Phase = 1)
114
Relationship between Parameters Configured in XTIMING and Duration of Pulse
114
XTIMING Register Configuration Restrictions
115
Valid and Invalid Timing
115
Valid and Invalid Timing When Using Synchronous XREADY
115
XTIMING Register Configuration Restrictions
116
Asynchronous XREADY
116
XINTF Clock Configurations
116
Relationship between XTIMCLK and SYSCLKOUT
117
XINTF Signal Alignment to XCLKOUT
118
External Interface Read Timing
119
Example Read Access
119
External Memory Interface Read Switching Characteristics
119
External Memory Interface Read Timing Requirements
119
External Interface Write Timing
120
External Memory Interface Write Switching Characteristics
120
Example Write Access
121
External Interface Ready-On-Read Timing with One External Wait State
122
External Memory Interface Read Switching Characteristics (Ready-On-Read, 1 Wait State)
122
External Memory Interface Read Timing Requirements (Ready-On-Read, 1 Wait State)
122
Synchronous XREADY Timing Requirements (Ready-On-Read, 1 Wait State)
122
Asynchronous XREADY Timing Requirements (Ready-On-Read, 1 Wait State)
122
Example Read with Synchronous XREADY Access
123
Example Read with Asynchronous XREADY Access
124
External Interface Ready-On-Write Timing with One External Wait State
125
External Memory Interface Write Switching Characteristics (Ready-On-Write, 1 Wait State)
125
Synchronous XREADY Timing Requirements (Ready-On-Write, 1 Wait State)
125
Asynchronous XREADY Timing Requirements (Ready-On-Write, 1 Wait State)
125
Write with Synchronous XREADY Access
126
Write with Asynchronous XREADY Access
127
XHOLD and XHOLDA
128
XHOLD/XHOLDA Timing
129
External Interface Hold Waveform
129
XHOLD/XHOLDA Timing Requirements (XCLKOUT = XTIMCLK)
129
XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK)
130
On-Chip Analog-To-Digital Converter
131
ADC Absolute Maximum Ratings
131
ADC Electrical Characteristics over Recommended Operating Conditions
132
DC Specifications
132
Current Consumption for Different ADC Configurations (at 25-Mhz ADCCLK)
133
AC Specifications
133
Current Consumption
133
ADC Power-Up Control Bit Timing
134
ADC Analog Input Impedance Model
134
ADC Power-Up Delays
134
Detailed Description
135
Reference Voltage
135
Analog Inputs
135
Converter
135
Conversion Modes
135
Sequential Sampling Mode (Single Channel) (SMODE = 0)
135
Sequential Sampling Mode (Single-Channel) Timing
136
Sequential Sampling Mode Timing
136
Simultaneous Sampling Mode (Dual-Channel) (SMODE = 1)
137
Simultaneous Sampling Mode Timing
137
Definitions of Specifications and Terminology
138
Integral Nonlinearity
138
Differential Nonlinearity
138
Zero Offset
138
Gain Error
138
Signal-To-Noise Ratio + Distortion (SINAD)
138
Effective Number of Bits (ENOB)
138
Total Harmonic Distortion (THD)
138
Spurious Free Dynamic Range (SFDR)
138
Multichannel Buffered Serial Port (Mcbsp) Timing
139
Mcbsp Transmit and Receive Timing
139
Mcbsp Timing Requirements
139
Mcbsp Switching Characteristics
140
Mcbsp Receive Timing
141
Mcbsp Transmit Timing
141
Mcbsp as SPI Master or Slave Timing
142
Mcbsp Timing as SPI Master or Slave: CLKSTP = 10B, CLKXP
142
Mcbsp as SPI Master or Slave Timing Requirements (CLKSTP = 10B, CLKXP = 0)
142
Mcbsp as SPI Master or Slave Switching Characteristics (CLKSTP = 10B, CLKXP = 0)
142
Mcbsp Timing as SPI Master or Slave: CLKSTP = 11B, CLKXP
143
Mcbsp as SPI Master or Slave Timing Requirements (CLKSTP = 11B, CLKXP = 0)
143
Mcbsp as SPI Master or Slave Switching Characteristics (CLKSTP = 11B, CLKXP = 0)
143
Mcbsp Timing as SPI Master or Slave: CLKSTP = 10B, CLKXP = 1
144
Mcbsp as SPI Master or Slave Timing Requirements (CLKSTP = 10B, CLKXP = 1)
144
Mcbsp as SPI Master or Slave Switching Characteristics (CLKSTP = 10B, CLKXP = 1)
144
Mcbsp Timing as SPI Master or Slave: CLKSTP = 11B, CLKXP = 1
145
Mcbsp as SPI Master or Slave Timing Requirements (CLKSTP = 11B, CLKXP = 1)
145
Mcbsp as SPI Master or Slave Switching Characteristics (CLKSTP = 11B, CLKXP = 1)
145
Flash Timing
146
Recommended Operating Conditions
146
Flash Endurance Timing
146
Flash Parameters at 150-Mhz SYSCLKOUT
146
Flash/Otp Access Timing
146
7 Mechanical Data
148
Revision History
149
Www.ti.com SGUS062B – JUNE 2009 – REVISED JUNE
149
Advertisement
Advertisement
Related Products
Texas Instruments SM320C6455-EP
Texas Instruments SmartRF06
Texas Instruments SolarMagic SM72445
Texas Instruments SMALL-AMP-DIP
Texas Instruments Start-Up Customization
Texas Instruments StudyCards
Texas Instruments SERDESUB-16OVT
Texas Instruments SRC4194EVM
Texas Instruments SN65LVDS387EVM
Texas Instruments SN65DSI83 EVM
Texas Instruments Categories
Motherboard
Control Unit
Microcontrollers
Computer Hardware
Calculator
More Texas Instruments Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL