Texas Instruments TMS320C6670 Data Manual page 120

Multicore fixed and floating-point system-on-chip
Hide thumbs Also See for TMS320C6670:
Table of Contents

Advertisement

TMS320C6670
Multicore Fixed and Floating-Point System-on-Chip
SPRS689D—March 2012
Table 7-8
PSC Register Memory Map (Part 2 of 3)
Offset
Register
0x334
PDCTL13
0x338
PDCTL14
0x33C
PDCTL15
0x340
PDCTL16
0x344
PDCTL17
0x348
PDCTL18
0x34C - 0x7FC
Reserved
0x800
MDSTAT0
0x804
MDSTAT1
0x808
MDSTAT2
0x80C
MDSTAT3
0x810
MDSTAT4
0x814
MDSTAT5
0x818
MDSTAT6
0x81C
MDSTAT7
0x820
MDSTAT8
0x824
MDSTAT9
0x828
MDSTAT10
0x82C
MDSTAT11
0x830
MDSTAT12
0x834
MDSTAT13
0x838
MDSTAT14
0x83C
MDSTAT15
0x840
MDSTAT16
0x844
MDSTAT17
0x848
MDSTAT18
0x84C
MDSTAT19
0x850
MDSTAT20
0x854
MDSTAT21
0x858
MDSTAT22
0x85C
MDSTAT23
0x860
MDSTAT24
0x864
MDSTAT25
0x868
MDSTAT26
0x86C
MDSTAT27
0x870
MDSTAT28
0x874
MDSTAT29
0x878
MDSTAT30
0x87C - 0x9FC
Reserved
0xA00
MDCTL0
0xA04
MDCTL1
0xA08
MDCTL2
0xA0C
MDCTL3
0xA10
MDCTL4
120
TMS320C6670 Peripheral Information and Electrical Specifications
Description
Power Domain Control Register 13 (C66x CorePac0)
Power Domain Control Register 14 (C66x CorePac1)
Power Domain Control Register 15 (C66x CorePac2)
Power Domain Control Register 16 (C66x CorePac3)
Power Domain Control Register 17 (TCP3d_B)
Power Domain Control Register 18 (BCP, FFTC_C and TCP3d_C)
Reserved
Module Status Register 0 (never gated)
Module Status Register 1 (SmartReflex)
Module Status Register 2 (DDR3 EMIF)
Module Status Register 3 (TCP3e)
Module Status Register 4 (VCP2_A)
Module Status Register 5 (debug subsystem and tracers)
Module Status Register 6 (per-CorePac TETB and system TETB)
Module Status Register 7 (Packet Accelerator)
Module Status Register 8 (Ethernet SGMIIs)
Module Status Register 9 (Security Accelerator)
Module Status Register 10 (PCIe)
Module Status Register 11 (SRIO)
Module Status Register 12 (HyperLink)
Module Status Register 13 (Reserved)
Module Status Register 14 (MSMC RAM)
Module Status Register 15 (RAC_A and RAC_B)
Module Status Register 16 (TAC)
Module Status Register 17 (FFTC_A and FFTC_B)
Module Status Register 18 (AIF2)
Module Status Register 19 (TCP3d_A)
Module Status Register 20 (VCP2_B)
Module Status Register 21 (VCP2_C)
Module Status Register 22 (VCP2_D)
Module Status Register 23 (C66x CorePac0 and Timer 0)
Module Status Register 24 (C66x CorePac1 and Timer 1)
Module Status Register 25 (C66x CorePac1 RSAs)
Module Status Register 26 (C66x CorePac2 and Timer 2)
Module Status Register 27 (C66x CorePac2 RSAs)
Module Status Register 28 (C66x CorePac3 and Timer 3)
Module Status Register 29 (TCP3d_B)
Module Status Register 30 (BCP, FFTC_C and TCP3d_C)
Reserved
Module Control Register 0 (never gated)
Module Control Register 1 (SmartReflex)
Module Control Register 2 (DDR3 EMIF)
Module Control Register 3 (TCP3e)
Module Control Register 4 (VCP2_A)
Copyright 2012 Texas Instruments Incorporated
Submit Documentation Feedback
www.ti.com

Advertisement

Table of Contents
loading

Table of Contents