Texas Instruments TMS320C6670 Data Manual page 188

Multicore fixed and floating-point system-on-chip
Hide thumbs Also See for TMS320C6670:
Table of Contents

Advertisement

TMS320C6670
Multicore Fixed and Floating-Point System-on-Chip
SPRS689D—March 2012
Table 7-58
Configuration Register Field Descriptions
Bits
Field
31 – 24
ADDR_WIDTH
23 – 20
NUM_FIXED
19 – 16
NUM_PROG
15 – 12
NUM_AIDS
11 – 1
Reserved
0
ASSUME_ALLOWED
188
TMS320C6670 Peripheral Information and Electrical Specifications
Description
Address alignment for range checking
0 = 1KB alignment
6 = 64KB alignment
Number of fixed address ranges
Number of programmable address ranges
Number of supported AIDs
Reserved. Always read as 0.
Assume allowed bit. When an address is not covered by any MPU protection range, this bit determines whether the
transfer is assumed to be allowed or not.
0 = Assume disallowed
1 = Assume allowed
Copyright 2012 Texas Instruments Incorporated
Submit Documentation Feedback
www.ti.com

Advertisement

Table of Contents
loading

Table of Contents