Texas Instruments TMS320C6670 Data Manual page 174

TMS320C6670
Multicore Fixed and Floating-Point System-on-Chip
SPRS689D—March 2012
Table 7-43 CIC1 Registers (Part 2 of 3)
Address Offset Register Mnemonic
0x388 ENABLE_CLR_REG2
0x38c ENABLE_CLR_REG3
0x390 ENABLE_CLR_REG4
0x400 CH_MAP_REG0
0x404 CH_MAP_REG1
0x408 CH_MAP_REG2
0x40c CH_MAP_REG3
0x410 CH_MAP_REG4
0x414 CH_MAP_REG5
0x418 CH_MAP_REG6
0x41c CH_MAP_REG7
0x420 CH_MAP_REG8
0x424 CH_MAP_REG9
0x428 CH_MAP_REG10
0x42c CH_MAP_REG11
0x430 CH_MAP_REG12
0x434 CH_MAP_REG13
0x438 CH_MAP_REG14
0x43c CH_MAP_REG15
0x440 CH_MAP_REG16
0x444 CH_MAP_REG17
0x448 CH_MAP_REG18
0x44c CH_MAP_REG19
0x450 CH_MAP_REG20
0x454 CH_MAP_REG21
0x458 CH_MAP_REG22
0x45c CH_MAP_REG23
0x460 CH_MAP_REG24
0x464 CH_MAP_REG25
0x468 CH_MAP_REG26
0x46c CH_MAP_REG27
0x470 CH_MAP_REG28
0x474 CH_MAP_REG29
0x478 CH_MAP_REG30
0x47c CH_MAP_REG31
0x480 CH_MAP_REG32
0x484 CH_MAP_REG33
0x488 CH_MAP_REG34
0x48c CH_MAP_REG35
0x490 CH_MAP_REG36
0x494 CH_MAP_REG37
0x498 CH_MAP_REG38
0x49c CH_MAP_REG39
0x800 HINT_MAP_REG0
174 TMS320C6670 Peripheral Information and Electrical Specifications
Register Name
Enable Clear Register 2
Enable Clear Register 3
Enable Clear Register 4
Interrupt Channel Map Register for 0 to 0+3
Interrupt Channel Map Register for 4 to 4+3
Interrupt Channel Map Register for 8 to 8+3
Interrupt Channel Map Register for 12 to 12+3
Interrupt Channel Map Register for 16 to 16+3
Interrupt Channel Map Register for 20 to 20+3
Interrupt Channel Map Register for 24 to 24+3
Interrupt Channel Map Register for 28 to 28+3
Interrupt Channel Map Register for 32 to 32+3
Interrupt Channel Map Register for 36 to 36+3
Interrupt Channel Map Register for 40 to 40+3
Interrupt Channel Map Register for 44 to 44+3
Interrupt Channel Map Register for 48 to 48+3
Interrupt Channel Map Register for 52 to 52+3
Interrupt Channel Map Register for 56 to 56+3
Interrupt Channel Map Register for 60 to 60+3
Interrupt Channel Map Register for 64 to 64+3
Interrupt Channel Map Register for 68 to 68+3
Interrupt Channel Map Register for 72 to 72+3
Interrupt Channel Map Register for 76 to 76+3
Interrupt Channel Map Register for 80 to 80+3
Interrupt Channel Map Register for 84 to 84+3
Interrupt Channel Map Register for 88 to 88+3
Interrupt Channel Map Register for 92 to 92+3
Interrupt Channel Map Register for 96 to 96+3
Interrupt Channel Map Register for 100 to 100+3
Interrupt Channel Map Register for 104 to 104+3
Interrupt Channel Map Register for 108 to 108+3
Interrupt Channel Map Register for 112 to 112+3
Interrupt Channel Map Register for 116 to 116+3
Interrupt Channel Map Register for 120 to 120+3
Interrupt Channel Map Register for 124 to 124+3
Interrupt Channel Map Register for 128 to 128+3
Interrupt Channel Map Register for 132 to 132+3
Interrupt Channel Map Register for 136 to 136+3
Interrupt Channel Map Register for 140 to 140+3
Interrupt Channel Map Register for 144 to 144+3
Interrupt Channel Map Register for 148 to 148+3
Interrupt Channel Map Register for 152 to 152+3
Interrupt Channel Map Register for 156 to 156+3
Host Interrupt Map Register for 0 to 0+3
Copyright 2012 Texas Instruments Incorporated
Submit Documentation Feedback
www.ti.com