Texas Instruments TMS320C6670 Data Manual page 173

www.ti.com
Table 7-42 CIC0 Registers (Part 4 of 4)
Address Offset Register Mnemonic
0x828 HINT_MAP_REG10
0x82c HINT_MAP_REG11
0x830 HINT_MAP_REG12
0x834 HINT_MAP_REG13
0x838 HINT_MAP_REG14
0x83c HINT_MAP_REG15
0x840 HINT_MAP_REG16
0x844 HINT_MAP_REG17
0x848 HINT_MAP_REG18
0x84c HINT_MAP_REG19
0x1500 ENABLE_HINT_REG0
0x1504 ENABLE_HINT_REG1
0x1508 ENABLE_HINT_REG2
End of Table 7-42
7.9.2.2 CIC1 Register Map
Table 7-43 CIC1 Registers (Part 1 of 3)
Address Offset Register Mnemonic
0x0 REVISION_REG
0x10 GLOBAL_ENABLE_HINT_REG
0x20 STATUS_SET_INDEX_REG
0x24 STATUS_CLR_INDEX_REG
0x28 ENABLE_SET_INDEX_REG
0x2c ENABLE_CLR_INDEX_REG
0x34 HINT_ENABLE_SET_INDEX_REG
0x38 HINT_ENABLE_CLR_INDEX_REG
0x200 RAW_STATUS_REG0
0x204 RAW_STATUS_REG1
0x208 RAW_STATUS_REG2
0x20c RAW_STATUS_REG3
0x210 RAW_STATUS_REG4
0x280 ENA_STATUS_REG0
0x284 ENA_STATUS_REG1
0x288 ENA_STATUS_REG2
0x28c ENA_STATUS_REG3
0x290 ENA_STATUS_REG4
0x300 ENABLE_REG0
0x304 ENABLE_REG1
0x308 ENABLE_REG2
0x30c ENABLE_REG3
0x310 ENABLE_REG4
0x380 ENABLE_CLR_REG0
0x384 ENABLE_CLR_REG1
Copyright 2012 Texas Instruments Incorporated
Submit Documentation Feedback
Multicore Fixed and Floating-Point System-on-Chip
Register Name
Host Interrupt Map Register for 40 to 40+3
Host Interrupt Map Register for 44 to 44+3
Host Interrupt Map Register for 48 to 48+3
Host Interrupt Map Register for 52 to 52+3
Host Interrupt Map Register for 56 to 56+3
Host Interrupt Map Register for 60 to 60+3
Host Interrupt Map Register for 64 to 64+3
Host Interrupt Map Register for 68 to 68+3
Host Interrupt Map Register for 72 to 72+3
Host Interrupt Map Register for 76 to 76+3
Host Int Enable Register 0
Host Int Enable Register 1
Host Int Enable Register 2
Register Name
Revision Register
Global Host Int Enable Register
Status Set Index Register
Status Clear Index Register
Enable Set Index Register
Enable Clear Index Register
Host Int Enable Set Index Register
Host Int Enable Clear Index Register
Raw Status Register 0
Raw Status Register 1
Raw Status Register 2
Raw Status Register 3
Raw Status Register 4
Enabled Status Register 0
Enabled Status Register 1
Enabled Status Register 2
Enabled Status Register 3
Enabled Status Register 4
Enable Register 0
Enable Register 1
Enable Register 2
Enable Register 3
Enable Register 4
Enable Clear Register 0
Enable Clear Register 1
TMS320C6670 Peripheral Information and Electrical Specifications
TMS320C6670
SPRS689D—March 2012
173