Memory Protection Units - Texas Instruments TMS320C6745 Manual

TMS320C6745, TMS320C6747
SPRS377F – SEPTEMBER 2008 – REVISED JUNE 2014

6.12 Memory Protection Units

The MPU performs memory protection checking. It receives requests from a bus master in the system and
checks the address against the fixed and programmable regions to see if the access is allowed. If allowed,
the transfer is passed unmodified to its output bus (to the targeted address). If the transfer is illegal (fails
the protection check) then the MPU does not pass the transfer to the output bus but rather services the
transfer internally back to the input bus (to prevent a hang) returning the fault status to the requestor as
well as generating an interrupt about the fault. The following features are supported by the MPU:
• Provides memory protection for fixed and programmable address ranges
• Supports multiple programmable address region
• Supports secure and debug access privileges
• Supports read, write, and execute access privileges
• Supports privid(8) associations with ranges
• Generates an interrupt when there is a protection violation, and saves violating transfer parameters
• MMR access is also protected
MPU1
BYTE ADDRESS
0x01E1 4000
0x01E1 4004
0x01E1 4010
0x01E1 4014
0x01E1 4018
0x01E1 401C
0x01E1 4020 - 0x01E1 41FF
0x01E1 4200
0x01E1 4204
0x01E1 4208
0x01E1 420C - 0x01E1 420F
0x01E1 4210
0x01E1 4214
0x01E1 4218
0x01E1 421C - 0x01E1 421F
0x01E1 4220
0x01E1 4224
0x01E1 4228
0x01E1 422C - 0x01E1 422F
0x01E1 4230
0x01E1 4234
0x01E1 4238
0x01E1 423C - 0x01E1 423F
0x01E1 4240
0x01E1 4244
0x01E1 4248
0x01E1 424C - 0x01E1 424F
0x01E1 4250
0x01E1 4254
0x01E1 4258
0x01E1 425C - 0x01E1 42FF
106 Peripheral Information and Electrical Specifications
Table 6-29. MPU1 Configuration Registers
ACRONYM
REVID Revision ID
CONFIG Configuration
IRAWSTAT Interrupt raw status/set
IENSTAT Interrupt enable status/clear
IENSET Interrupt enable
IENCLR Interrupt enable clear
- Reserved
PROG1_MPSAR Programmable range 1, start address
PROG1_MPEAR Programmable range 1, end address
PROG1_MPPA Programmable range 1, memory page protection attributes
- Reserved
PROG2_MPSAR Programmable range 2, start address
PROG2_MPEAR Programmable range 2, end address
PROG2_MPPA Programmable range 2, memory page protection attributes
- Reserved
PROG3_MPSAR Programmable range 3, start address
PROG3_MPEAR Programmable range 3, end address
PROG3_MPPA Programmable range 3, memory page protection attributes
- Reserved
PROG4_MPSAR Programmable range 4, start address
PROG4_MPEAR Programmable range 4, end address
PROG4_MPPA Programmable range 4, memory page protection attributes
- Reserved
PROG5_MPSAR Programmable range 5, start address
PROG5_MPEAR Programmable range 5, end address
PROG5_MPPA Programmable range 5, memory page protection attributes
- Reserved
PROG6_MPSAR Programmable range 6, start address
PROG6_MPEAR Programmable range 6, end address
PROG6_MPPA Programmable range 6, memory page protection attributes
- Reserved
Submit Documentation Feedback
Product Folder Links: TMS320C6745 TMS320C6747
REGISTER DESCRIPTION
Copyright © 2008–2014, Texas Instruments Incorporated
www.ti.com