Texas Instruments TMS320C6670 Data Manual page 140

Multicore fixed and floating-point system-on-chip
Hide thumbs Also See for TMS320C6670:
Table of Contents

Advertisement

TMS320C6670
Multicore Fixed and Floating-Point System-on-Chip
SPRS689D—March 2012
Table 7-26
Main PLL Controller/SRIO/HyperLink/PCIe Clock Input Timing Requirements
(see
Figure 7-19
and
Figure
7-20)
No.
1
tc(SRIOSMGMIICLKN)
1
tc(SRIOSMGMIICLKP)
3
tw(SRIOSMGMIICLKN)
2
tw(SRIOSMGMIICLKN)
2
tw(SRIOSMGMIICLKP)
3
tw(SRIOSMGMIICLKP)
4
tr(SRIOSMGMIICLKN_250mv)
4
tf(SRIOSMGMIICLKN_250mv)
4
tr(SRIOSMGMIICLKP_250mv)
4
tf(SRIOSMGMIICLKP_250mv)
5
tj(SRIOSMGMIICLKN)
5
tj(SRIOSMGMIICLKP)
5
tj(SRIOSMGMIICLKN)
5
tj(SRIOSMGMIICLKP)
1
tc(MCMCLKN)
1
tc(MCMCLKP)
3
tw(MCMCLKN)
2
tw(MCMCLKN)
2
tw(MCMCLKP)
3
tw(MCMCLKP)
4
tr(MCMCLKN_250mv)
4
tf(MCMCLKN_250mv)
4
tr(MCMCLKP_250mv)
4
tf(MCMCLKP_250mv)
5
tj(MCMCLKN)
5
tj(MCMCLKP)
1
tc(PCIECLKN)
1
tc(PCIECLKP)
3
tw(PCIECLKN)
2
tw(PCIECLKN)
2
tw(PCIECLKP)
3
tw(PCIECLKP)
4
tr(PCIECLKN_250mv)
4
tf(PCIECLKN_250mv)
4
tr(PCIECLKP_250mv)
4
tf(PCIECLKP_250mv)
140
TMS320C6670 Peripheral Information and Electrical Specifications
SRIOSGMIICLK[P:N]
Cycle time SRIOSMGMIICLKN cycle time
Cycle time SRIOSMGMIICLKP cycle time
Pulse width SRIOSMGMIICLKN high
Pulse width SRIOSMGMIICLKN low
Pulse width SRIOSMGMIICLKP high
Pulse width SRIOSMGMIICLKP low
Transition time SRIOSMGMIICLKN rise time
(250 mV)
Transition time SRIOSMGMIICLKN fall time
(250 mV)
Transition time SRIOSMGMIICLKP rise time
(250 mV)
Transition time SRIOSMGMIICLKP fall time
(250 mV)
Jitter, RMS SRIOSMGMIICLKN
Jitter, RMS SRIOSMGMIICLKP
Jitter, RMS SRIOSMGMIICLKN (SRIO not used)
Jitter, RMS SRIOSMGMIICLKP (SRIO not used)
HyperLink CLK[P:N]
Cycle time MCMCLKN cycle time
Cycle time MCMCLKP cycle time
Pulse width MCMCLKN high
Pulse width MCMCLKN low
Pulse width MCMCLKP high
Pulse width MCMCLKP low
Transition time MCMCLKN rise time (250 mV)
Transition time MCMCLKN fall time (250 mV)
Transition time MCMCLKP rise time (250 mV)
Transition time MCMCLKP fall time (250 mV)
Jitter, RMS MCMCLKN
Jitter, RMS MCMCLKP
PCIECLK[P:N]
Cycle time PCIECLKN cycle time
Cycle time PCIECLKP cycle time
Pulse width PCIECLKN high
Pulse width PCIECLKN low
Pulse width PCIECLKP high
Pulse width PCIECLKP low
Transition time PCIECLKN rise time (250 mV)
Transition time PCIECLKN fall time (250 mV)
Transition time PCIECLKP rise time (250 mV)
Transition time PCIECLKP fall time (250 mV)
(1)
Min
3.2 or 4 or 6.4
3.2 or 4 or 6.4
0.45*tc(SRIOSGMIICLKN) 0.55*tc(SRIOSGMIICLKN)
0.45*tc(SRIOSGMIICLKN) 0.55*tc(SRIOSGMIICLKN)
0.45*tc(SRIOSGMIICLKP) 0.55*tc(SRIOSGMIICLKP)
0.45*tc(SRIOSGMIICLKP) 0.55*tc(SRIOSGMIICLKP)
50
50
50
50
3.2 or 4 or 6.4
3.2 or 4 or 6.4
0.45*tc(MCMCLKN)
0.55*tc(MCMCLKN)
0.45*tc(MCMCLKN)
0.55*tc(MCMCLKN)
0.45*tc(MCMCLKP)
0.55*tc(MCMCLKP)
0.45*tc(MCMCLKP)
0.55*tc(MCMCLKP)
50
50
50
50
3.2 or 4 or 6.4 or 10
3.2 or 4 or 6.4 or 10
0.45*tc(PCIECLKN)
0.45*tc(PCIECLKN)
0.45*tc(PCIECLKP)
0.45*tc(PCIECLKP)
50
50
50
50
Copyright 2012 Texas Instruments Incorporated
Submit Documentation Feedback
www.ti.com
Max
Unit
ns
ns
ns
ns
ns
ns
350
ps
350
ps
350
ps
350
ps
4 ps, RMS
4 ps, RMS
8 ps, RMS
8 ps, RMS
ns
ns
ns
ns
ns
ns
350
ps
350
ps
350
ps
350
ps
4 ps, RMS
4 ps, RMS
ns
ns
0.55*tc(PCIECLKN)
ns
0.55*tc(PCIECLKN)
ns
0.55*tc(PCIECLKP)
ns
0.55*tc(PCIECLKP)
ns
350
ps
350
ps
350
ps
350
ps

Advertisement

Table of Contents
loading

Table of Contents