Removed Operating Frequency Of 16/32 (Bus/Core) From 80960Hd - Intel 80960HA Datasheet

32-bit high-performance superscalar processor
Table of Contents

Advertisement

Contents
Revision History
Date
September 2002
July 1998
6
Revision
Formatted the datasheet in a new template.
In
"32-Bit Parallel Architecture" on page

• Removed operating frequency of 16/32 (bus/core) from 80960HD.

• Removed operating frequency of 20/60 (bus/core) from 80960HT.
In
Table 5 "80960HA/HD/HT Package Types and Speeds" on page
• Removed core speed of 32 MHz and bus speed of 16 MHz, and order
number A80960HD32-S-L2GG from the 168L PGA package, 80960HD
device.
008
• Removed core speed of 60 MHz and bus speed of 20 MHz, and order
number A80960HT60 from the 168L PGA package, 80960HT device.
• Removed core speed of 32 MHz and bus speed of 16 MHz, and order
number FC80960HD32-S-L2GL from the 208L PQFP package,
80960HD device.
• Removed core speed of 60 MHz and bus speed of 20 MHz, and order
number FC80960HT60-S-L2G2 from the 208L PQFP package,
80960HT device.
In
"32-Bit Parallel Architecture" on page
• Revised 1.2 Gbyte Internal Bandwidth (75 MHz) to 1.28 Gbyte Internal
Bandwidth (80 MHz).
In
Section 3.0, "Package Information" on page
• Added paragraph two and
and Speeds" on page
In
Table 7 "80960Hx Processor Family Pin Descriptions" on page
• Corrected minor typeset and spacing errors.
• BREQ; Revised description.
• ONCE; last sentence, changed 'low' to 'high'.
• TDI and TMS; removed last sentence stating, "Pull this pin low when
not in use."
In
Figure 2 "80960Hx 168-Pin PGA Pinout—View from Top (Pins Facing
Down)" on page
007
• Added insert package marking diagram.
In
Figure 4 "80960Hx 208-Pin PQ4 Pinout" on page
• Added insert package marking diagram.
In
Table 10 "80960Hx PQ4 Pinout—Signal Name Order" on page
• Corrected TDO ('O' was zero) and revised alphabetical ordering.
In
Table 11 "80960Hx PQ4 Pinout—Pin Number Order" on page
• Corrected TDO ('O' was zero) and revised alphabetical ordering.
In
Section 4.1, "Absolute Maximum Ratings" on page
• Revised V
In
Section 4.5, "VCCPLL Pin Requirements" on page
• Added section.
In
Table 22 "80960Hx DC Characteristics" on page
• Added footnote (1) to I
• Added footnote (10) to C
History
1:
1:
Table 5 "80960HA/HD/HT Package Types
14.
20:
to VCC5 for Voltage on Other Pins with respect to V
CC
notes column for TDO pin.
LO
, C
and C
IN
OUT
14:
14:
16:
26:
27:
29:
37:
SS
39:
40:
pin.
I/O
Datasheet
.

Advertisement

Table of Contents
loading

This manual is also suitable for:

80960hd80960ht

Table of Contents