Reset And Miscellaneous Signals - Intel 2ND GENERATION CORE PROCESSOR FAMILY DESKTOP - DATASHEET VOLUME 1 01-2011 Datasheet

6.3

Reset and Miscellaneous Signals

Table 6-5.

Reset and Miscellaneous Signals

Signal Name
CFG[17:0]
FC_x
PM_SYNC
RESET#
RSVD
RSVD_NCTF
SM_DRAMRST#
Notes:
1. PCIe bifurcation support varies with the processor and PCH SKUs used.
62
Configuration Signals: The CFG signals have a default value of '1' if not
terminated on the board.
• CFG[1:0]: Reserved configuration lane. A test point may be placed on
the board for this lane.
• CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.
— 1 = Normal operation
— 0 = Lane numbers reversed
• CFG[3]: Reserved
• CFG[4]: Reserved configuration lane. A test point may be placed on
the board for this lane.
• CFG[6:5]: PCI Express Bifurcation:
— 00 = 1 x8, 2 x4 PCI Express
— 01 = reserved
— 10 = 2 x8 PCI Express
— 11 = 1 x16 PCI Express
• CFG[17:7]: Reserved configuration lanes. A test point may be placed
on the board for these lands.
FC signals are signals that are available for compatibility with other
processors. A test point may be placed on the board for these lands.
Power Management Sync: A sideband signal to communicate power
management status from the platform to the processor.
Platform Reset pin driven by the PCH
RESERVED: All signals that are RSVD and RSVD_NCTF must be left
unconnected on the board.
DDR3 DRAM Reset: Reset signal from processor to DRAM devices. One
common to all channels.
Description
Note1
Signal Description
Direction/
Buffer Type
I
CMOS
I
CMOS
I
CMOS
No Connect
Non-Critical
to Function
O
CMOS
Datasheet, Volume 1