Quectel SG368Z Series Hardware Design page 30

Smart module
Table of Contents

Advertisement

ESC
MENU
UART
Pin Name
DBG_TXD
DBG_RXD
UART3_TXD
UART3_RXD
UART4_TXD
UART4_RXD
UART5_TXD
UART5_RXD
UART7_TXD
UART7_RXD
UART8_TXD
UART8_RXD
I2C Interfaces
Pin Name
I2C2_SDA
I2C2_SCL
I2C3_SDA
I2C3_SCL
I2C4_SDA
I2C4_SCL
I2S and PDM Interfaces
SG368Z_Series_Hardware_Design
227
AI
Esc keypad
222
AI
Menu keypad
Pin No.
I/O
Description
Debug UART
374
DO
transmit
Debug UART
378
DI
receive
339
DO
UART3 transmit
334
DI
UART3 receive
344
DO
UART4 transmit
349
DI
UART4 receive
332
DO
UART5 transmit
331
DI
UART5 receive
327
DO
UART7 transmit
328
DI
UART7 receive
361
DO
UART8 transmit
357
DI
UART8 receive
Pin No.
I/O
Description
284
OD
I2C2 serial data
287
OD
I2C2 serial clock
268
OD
I2C3 serial data
273
OD
I2C3 serial clock
155
OD
I2C4 serial data
159
OD
I2C4 serial clock
Smart Module Series
1.8 V
Active low.
1.8 V
Active low.
DC
Comment
Characteristics
The default baud
PMUIO2
rate is
115200 bps.
Test points must
PMUIO2
be reserved.
VCCIO5
VCCIO5
VCCIO5
VCCIO5
VCCIO5
VCCIO5
VCCIO5
VCCIO5
VCCIO5
VCCIO5
DC
Comment
Characteristics
VCCIO6
VCCIO6
VCCIO1
VCCIO1
VCCIO4
VCCIO4
29 / 113

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sg368z-wfSg368z-ap

Table of Contents