Agilent Technologies E5052A Programmer's Manual page 484

Status Reporting System
Status Register Structure
Table B-3 Status Bit Definitions of Operation Status Condition Register
Issuing the *CLS command will clear all bits from the operation status event register.
Table B-4 Status Bit Definitions of Operation User Defined Status Condition Register
The user-defined bits (0 to 14) can be specified by the user as required and are not used by
the E5052A.
484
Bit Name
Position
0 - 3 Not used
4 Measurement
5 - 11 Not used
12 Operation user defined status register
summary
13 - 15 Not used
*1.This is the time from the beginning of the first sweep to the end of the last sweep when
several sweeps are executed for one measurement. Note that this bit is set to "1" even in
the "Waiting for Trigger" state when the trigger is set to "Ext/Video" in the transient
measurement. This is because pre-triggering is performed in "Waiting for Trigger" state
in the transient measurement.
Bit Name
Position
0 - 14 Defined by the user
15 Not used
Description
Always 0.
*1
Set to "1" during measurement
Always 0.
Set to "1" when one of the enable bits in operation user
defined status register is set to "1."
Always 0.
Description
Set to "1" as defined by the user.
Always 0.
.
Appendix B