Agilent Technologies E5052A Programmer's Manual page 473

Signal source analyzer
Hide thumbs Also See for E5052A:
Table of Contents

Advertisement

Status Reporting System
General Status Register Model
Event Register
This reflects the corresponding condition of the E5052A (e.g., occurrence of an event) as a
bit status. These bits continuously monitor changes in the E5052A's state and change the
bit status when the condition for each bit is met (e.g., changing bit status to "1" if a specific
event occurs). You cannot change the bit status by issuing an SCPI command.
Enable Register
Setting the enable register allows you to specify event register bits that can set "1" to the
summary bit of the status byte register when an event occurs. The register bits work as
mask bits; setting an enable register to "1" will enable the corresponding bit in the event
register.
For example, when you want to set "1" as the summary bit in the status byte register by a
specific register condition, set the corresponding enable register to "1."
Status Byte Register
If the enabled event register is set to "1," the corresponding bit of the status byte register is
also set to "1." This register also indicates the output queue and SRQ status.
The value of the status byte register can be read by using the *STB command on page 275
or serial poll (SPOLL statement in HTBasic) from the controller.
Reading the status byte register by using the *STB command does not affect the contents
of the status byte register. However, reading it with the SPOLL statement of HTBasic will
clear the RQS bit in the status byte register.
Also, setting the service request enable register by using the *SRE command on page 275
can generate a service request synchronously with the status byte register.
Appendix B
473

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents