Table of Contents
Advertisement
Table No.
2-1
Connections of Unused Pins ............................................................................................................
3-1
Internal ROM Capacity .....................................................................................................................
3-2
Vector Table ......................................................................................................................................
3-3
Special Function Register List ..........................................................................................................
4-1
Port Functions ...................................................................................................................................
4-2
Port Configuration .............................................................................................................................
5-1
Clock Generator Configuration .........................................................................................................
5-2
Relationship of CPU Clock and Min. Instruction Execution Time .....................................................
5-3
Maximum Time Required for CPU Clock Switchover .......................................................................
6-1
Timer/Event Counter Operations ......................................................................................................
6-2
16-Bit Timer/Event Counter Configuration ........................................................................................
6-3
TI00/TO0/P20 Pin Valid Edge and Capture/Compare Register Capture Trigger ..............................
6-4
TI01/P21 Pin Valid Edge and Capture/Compare Register Capture Trigger ......................................
7-1
8-Bit Timer/Event Counter Configurations ........................................................................................
8-1
Interval Timer Interval Time ..............................................................................................................
8-2
Watch Timer Configuration ...............................................................................................................
8-3
Interval Timer Interval Time ..............................................................................................................
9-1
Watchdog Timer Runaway Detection Times .....................................................................................
9-2
Interval Times ....................................................................................................................................
9-3
Watchdog Timer Configuration .........................................................................................................
9-4
Watchdog Timer Runaway Detection Time .......................................................................................
9-5
Interval Timer Interval Time ..............................................................................................................
10-1
Configuration of Clock Output Control Circuits .................................................................................
11-1
A/D Converter Configuration .............................................................................................................
Outline of On-Chip Serial Interface of the µ PD780065 Subseries ....................................................
12-1
13-1
Serial Interface (UART0) Configuration ............................................................................................
13-2
Relationship between 5-Bit Counter's Source Clock and "n" Value ..................................................
13-3
Relationship between Main System Clock and Baud Rate ...............................................................
13-4
Causes of Receive Errors .................................................................................................................
13-5
Bit Rate and Pulse Width Values ......................................................................................................
14-1
Configuration of Serial Interface (SIO1) ............................................................................................
14-2
Timing of Interrupt Request Signal Generation .................................................................................
LIST OF TABLES (1/2)
Title
Preliminary User's Manual U13420EJ2V0UM00
Page
41
45
46
55
72
73
89
93
101
104
106
107
107
137
156
156
158
162
162
163
167
168
170
174
185
188
198
199
205
207
210
250
23
Advertisement
Table of Contents
