NEC mPD780065 Series Preliminary User's Manual page 196

8-bit single-chip microcontrollers
Table of Contents

Advertisement

(b) Asynchronous serial interface status register (ASIS0)
ASIS0 can be read by an 8-bit memory manipulation instruction.
RESET input sets ASIS0 to 00H.
Address: FFA1H After reset: 00H
Symbol
7
ASIS0
0
PE0
0
1
FE0
0
1
OVE0
0
1
Notes 1. Even if a stop bit length is set to two bits by setting bit 2 (SL0) in the asynchronous serial interface
mode register (ASIM0), stop bit detection during a receive operation only applies to a stop bit
length of 1 bit.
2. Be sure to read the contents of the receive buffer register (RXB0) when an overrun error has
occurred.
Until the contents of RXB0 are read, further overrun errors will occur when receiving data.
196
CHAPTER 13 SERIAL INTERFACE (UART0)
R
6
5
0
0
No parity error
Parity error
(Incorrect parity bit detected)
No framing error
Note 1
Framing error
(Stop bit not detected)
No overrun error
Note 2
Overrun error
(Next receive operation was completed before data was read from receive buffer register)
Preliminary User's Manual U13420EJ2V0UM00
4
3
2
0
0
PE0
Parity error flag
Framing error flag
Overrun error flag
1
0
FE0
OVE0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpd780065Mpd78f0066

Table of Contents