NEC mPD780065 Series Preliminary User's Manual page 197

8-bit single-chip microcontrollers
Table of Contents

Advertisement

(c) Baud rate generator control register (BRGC0)
BRGC0 can be set by an 8-bit memory manipulation instruction.
RESET input sets BRGC0 to 00H.
Address: FFA2H After reset: 00H
Symbol
7
BRGC0
0
TPS02
TPS02
TPS01
0
0
0
0
1
1
1
1
MDL03
MDL02
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
Cautions 1. Writing to BRGC0 during a communication operation may cause abnormal output from
the baud rate generator and disable further communication operations. Therefore, do
not write to BRGC0 during a communication operation.
2. Set 10H to BRGC0 when using infrared data transfer mode.
Remarks 1. f
: Source clock for 5-bit counter
SCK
Value set via TPS00 to TPS02 (0 ≤ n ≤ 7)
2. n:
Value set via MDL00 to MDL03 (0 ≤ k ≤ 14)
3. k:
CHAPTER 13 SERIAL INTERFACE (UART0)
R/W
6
5
4
TPS01
TPS00
TPS00
0
0
P71/ASCK0
0
1
f
/2
X
2
1
0
f
/2
X
3
1
1
f
/2
X
4
0
0
f
/2
X
5
0
1
f
/2
X
6
1
0
f
/2
X
7
1
1
f
/2
X
MDL01
MDL00
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Preliminary User's Manual U13420EJ2V0UM00
3
2
MDL03
MDL02
Source clock selection for 5-bit counter
Input clock selection for baud rate generator
f
/16
SCK
f
/17
SCK
f
/18
SCK
f
/19
SCK
f
/20
SCK
f
/21
SCK
f
/22
SCK
f
/23
SCK
f
/24
SCK
f
/25
SCK
f
/26
SCK
f
/27
SCK
f
/28
SCK
f
/29
SCK
f
/30
SCK
Setting prohibit
1
0
MDL01
MDL00
(f
= 8.38 MHz)
X
n
0
1
2
3
4
5
6
7
k
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
197

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpd780065Mpd78f0066

Table of Contents