Nintendo Ultra64 Programmer's Manual page 198

Rsp
Table of Contents

Advertisement

MFC2
31
COP2
0 1 0 0 1 0
6
Format:
mfc2 rt, vd[e]
Description:
The 16-bit contents at byte element
register
Operation:
T:
T+1: GPR[rt]
Exceptions:
None
198
Coprocessor 2 (VU)
26
25
21
20
MF
0 0 0 0 0
5
rt.
data
VR[vd][e]
15...0
data
31...0
Move From
16
15
11 10
rt
rd
5
5
e
vd
of VU register
15...0
16
|| data
15
15...0
MFC2
7 6
0
e
0 0 0 0 0 0 0
4
7
are sign-extended and loaded into general
0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents