Table of Contents
Advertisement
Timer/counter 1 control register 1
7
TC1CR1
TC1C
(0014H)
Counter/overfow flag
TC1C
controll
TC1S
TC1 start control
TC1CK
TC1 source clock select
TC1M
TC1 mode select
Note 1: fc; High-frequency clock [Hz] fs; Low-frequency clock [Hz] * ; Don't care
Note 2: Writing to the low-byte of the timer register 1A (TREG1AL, TREG1AM), the compare function is inhibited until the high-
byte (TREG1AH) is written.
Note 3: Set the mode and source clock, and edge (selection) when the TC1 stops (TC1S=00).
Note 4: "fc" can be selected as the source clock only in the timer mode during SLOW mode and in the pulse width measurement
mode during NORMAL 1/2 or IDLE 1/2 mode.
Note 5: When a read instruction is executed to the timer register (TREG1A), the counter immediate value, not the register set
value, is read out. Therefore it is impossible to read out the written value of TREG1A. To read the counter value, the read
instruction should be executed when the counter stops to avoid reading unstable value.
Note 6: Set the timer register (TREG1A) to
Note 7: When using the timer mode and pulse width measurement mode, set TC1CK (TC1 source clock select) to internal clock.
Note 8: When using the event counter mode, set TC1CK (TC1 source clock select) to external clock.
Note 9: Because the read value is different from the written value, do not use read-modify-write instructions to TREG1A.
7
3
Note 10:fc/2
, fc/2
can not be used as source clock in SLOW/SLEEP mode.
Note 11:The read data of bits 7 to 2 in TREG1AH are always "0". (Data "1" can not be written.)
6
5
4
3
TC1S
TC1CK
0:
Clear Counter/overflow flag ( "1" is automatically set after clearing.)
1:
Not clear Counter/overflow flag
00:
Stop and counter clear and overflow flag clear
10:
Start
*1:
Reserved
NORMAL1/2,IDLE1/2 modes
DV7CK="0"
fc
000:
fs
001:
23
fc/2
010:
13
fc/2
011:
11
100:
fc/2
101:
7
fc/2
110:
3
fc/2
111:
00:
Timer/Event counter mode
01:
Reserved
10:
Pulse width measurement mode
11:
Frequency measurement mode
≥
1.
Page 73
2
1
0
TC1M
(Initial value: 1000 1000)
SLOW1/2
mode
DV7CK="1"
fc
fc
fs
-
15
fs/2
15
fs/2
5
fs/2
5
fs/2
3
fs/2
3
fs/2
7
fc/2
-
-
3
fc/2
External clock (ECIN pin input)
TMP86PM29BUG
R/W
R/W
SLEEP1/2
mode
fc
-
15
fs/2
R/W
5
fs/2
3
fs/2
-
-
R/W
Advertisement
Table of Contents
