Table of Contents
Advertisement
System Control Register 1
SYSCR1
7
6
(0038H)
STOP
RELM
STOP
STOP mode start
Release method for STOP
RELM
mode
Operating mode after STOP
RETM
mode
OUTEN
Port output during STOP mode
Warm-up time at releasing
WUT
STOP mode
Note 1: Always set RETM to "0" when transiting from NORMAL mode to STOP mode. Always set RETM to "1" when transiting
from SLOW mode to STOP mode.
Note 2: When STOP mode is released with
Note 3: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *; Don't care
Note 4: Bits 1 and 0 in SYSCR1 are read as undefined data when a read instruction is executed.
Note 5: As the hardware becomes STOP mode under OUTEN = "0", input value is fixed to "0"; therefore it may cause external
interrupt request on account of falling edge.
Note 6: When the key-on wakeup is used, RELM should be set to "1".
Note 7: Port P20 is used as
High-Z mode.
Note 8: The warmig-up time should be set correctly for using oscillator.
System Control Register 2
7
6
SYSCR2
(0039H)
XEN
XTEN
XEN
High-frequency oscillator control
XTEN
Low-frequency oscillator control
Main system clock select
SYSCK
(Write)/main system clock moni-
tor (Read)
CPU and watchdog timer control
IDLE
(IDLE1/2 and SLEEP1/2 modes)
TG control (IDLE0 and SLEEP0
TGHALT
modes)
Note 1: A reset is applied if both XEN and XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = "0", or XTEN is cleared
to "0" when SYSCK = "1".
Note 2: *: Don't care, TG: Timing generator, *; Don't care
Note 3: Bits 3, 1 and 0 in SYSCR2 are always read as undefined value.
Note 4: Do not set IDLE and TGHALT to "1" simultaneously.
Note 5: Because returning from IDLE0/SLEEP0 to NORMAL1/SLOW1 is executed by the asynchronous internal clock, the period
of IDLE0/SLEEP0 mode might be shorter than the period setting by TBTCR<TBTCK>.
Note 6: When IDLE1/2 or SLEEP1/2 mode is released, IDLE is automatically cleared to "0".
Note 7: When IDLE0 or SLEEP0 mode is released, TGHALT is automatically cleared to "0".
Note 8: Before setting TGHALT to "1", be sure to stop peripherals. If peripherals are not stopped, the interrupt latch of peripherals
may be set after IDLE0 or SLEEP0 mode is released.
5
4
3
RETM
OUTEN
WUT
0: CPU core and peripherals remain active
1: CPU core and peripherals are halted (Start STOP mode)
0: Edge-sensitive release
1: Level-sensitive release
0: Return to NORMAL1/2 mode
1: Return to SLOW1 mode
0: High impedance
1: Output kept
00
01
10
11
pin input, a return is made to NORMAL1 regardless of the RETM contents.
RESET
pin. Therefore, when stop mode is started, OUTEN does not affect to P20, and P20 becomes
STOP
5
4
3
SYSCK
IDLE
TGHALT
0: Turn off oscillation
1: Turn on oscillation
0: Turn off oscillation
1: Turn on oscillation
0: High-frequency clock (NORMAL1/NORMAL2/IDLE1/IDLE2)
1: Low-frequency clock (SLOW1/SLOW2/SLEEP1/SLEEP2)
0: CPU and watchdog timer remain active
1: CPU and watchdog timer are stopped (Start IDLE1/2 and SLEEP1/2 modes)
0: Feeding clock to all peripherals from TG
1: Stop feeding clock to peripherals except TBT from TG.
(Start IDLE0 and SLEEP0 modes)
Page 17
2
1
0
(Initial value: 0000 00**)
Return to NORMAL mode
16
3 x 2
/fc
16
2
/fc
14
3 x 2
/fc
14
2
/fc
2
1
0
(Initial value: 1000 *0**)
TMP86PM29BUG
R/W
R/W
R/W
R/W
Return to SLOW mode
13
3 x 2
/fs
13
R/W
2
/fs
6
3 x 2
/fs
6
2
/fs
R/W
R/W
Advertisement
Table of Contents
