Xilinx Virtex-7 VC7203 User Manual page 69

Fpga gtx transceiver characterization board
Table of Contents

Advertisement

VC7203 GTX Transceiver Characterization Board
UG957 (v1.3) October 17, 2014
set_property PACKAGE_PIN AW1 [get_ports 111_TX3_N]
set_property PACKAGE_PIN AW6 [get_ports 111_RX3_P]
set_property PACKAGE_PIN AW5 [get_ports 111_RX3_N]
set_property PACKAGE_PIN AY4 [get_ports 111_TX2_P]
set_property PACKAGE_PIN AY3 [get_ports 111_TX2_N]
set_property PACKAGE_PIN AY8 [get_ports 111_RX2_P]
set_property PACKAGE_PIN AY7 [get_ports 111_RX2_N]
set_property PACKAGE_PIN BA2 [get_ports 111_TX1_P]
set_property PACKAGE_PIN BA1 [get_ports 111_TX1_N]
set_property PACKAGE_PIN BA6 [get_ports 111_RX1_P]
set_property PACKAGE_PIN BA5 [get_ports 111_RX1_N]
set_property PACKAGE_PIN BB4 [get_ports 111_TX0_P]
set_property PACKAGE_PIN BB3 [get_ports 111_TX0_N]
set_property PACKAGE_PIN BB8 [get_ports 111_RX0_P]
set_property PACKAGE_PIN BB7 [get_ports 111_RX0_N]
set_property PACKAGE_PIN AT8 [get_ports 112_REFCLK0_P]
set_property PACKAGE_PIN AT7 [get_ports 112_REFCLK0_N]
set_property PACKAGE_PIN AU10 [get_ports 112_REFCLK1_P]
set_property PACKAGE_PIN AU9 [get_ports 112_REFCLK1_N]
set_property PACKAGE_PIN AR2 [get_ports 112_TX3_P]
set_property PACKAGE_PIN AR1 [get_ports 112_TX3_N]
set_property PACKAGE_PIN AP8 [get_ports 112_RX3_P]
set_property PACKAGE_PIN AP7 [get_ports 112_RX3_N]
set_property PACKAGE_PIN AT4 [get_ports 112_TX2_P]
set_property PACKAGE_PIN AT3 [get_ports 112_TX2_N]
set_property PACKAGE_PIN AR6 [get_ports 112_RX2_P]
set_property PACKAGE_PIN AR5 [get_ports 112_RX2_N]
set_property PACKAGE_PIN AU2 [get_ports 112_TX1_P]
set_property PACKAGE_PIN AU1 [get_ports 112_TX1_N]
set_property PACKAGE_PIN AU6 [get_ports 112_RX1_P]
set_property PACKAGE_PIN AU5 [get_ports 112_RX1_N]
set_property PACKAGE_PIN AV4 [get_ports 112_TX0_P]
set_property PACKAGE_PIN AV3 [get_ports 112_TX0_N]
set_property PACKAGE_PIN AV8 [get_ports 112_RX0_P]
set_property PACKAGE_PIN AV7 [get_ports 112_RX0_N]
set_property PACKAGE_PIN AH8 [get_ports 113_REFCLK0_P]
set_property PACKAGE_PIN AH7 [get_ports 113_REFCLK0_N]
set_property PACKAGE_PIN AK7 [get_ports 113_REFCLK1_N]
set_property PACKAGE_PIN AK8 [get_ports 113_REFCLK1_P]
set_property PACKAGE_PIN AL2 [get_ports 113_TX3_P]
set_property PACKAGE_PIN AL1 [get_ports 113_TX3_N]
set_property PACKAGE_PIN AJ6 [get_ports 113_RX3_P]
set_property PACKAGE_PIN AJ5 [get_ports 113_RX3_N]
set_property PACKAGE_PIN AM4 [get_ports 113_TX2_P]
set_property PACKAGE_PIN AL6 [get_ports 113_RX2_P]
set_property PACKAGE_PIN AM3 [get_ports 113_TX2_N]
set_property PACKAGE_PIN AL5 [get_ports 113_RX2_N]
set_property PACKAGE_PIN AN2 [get_ports 113_TX1_P]
set_property PACKAGE_PIN AM8 [get_ports 113_RX1_P]
set_property PACKAGE_PIN AN1 [get_ports 113_TX1_N]
set_property PACKAGE_PIN AM7 [get_ports 113_RX1_N]
set_property PACKAGE_PIN AP4 [get_ports 113_TX0_P]
set_property PACKAGE_PIN AN6 [get_ports 113_RX0_P]
set_property PACKAGE_PIN AP3 [get_ports 113_TX0_N]
set_property PACKAGE_PIN AN5 [get_ports 113_RX0_N]
set_property PACKAGE_PIN AD8 [get_ports 114_REFCLK0_P]
set_property PACKAGE_PIN AD7 [get_ports 114_REFCLK0_N]
set_property PACKAGE_PIN AF8 [get_ports 114_REFCLK1_P]
set_property PACKAGE_PIN AF7 [get_ports 114_REFCLK1_N]
www.xilinx.com
VC7203 Board XDC Listing
Send Feedback
69

Advertisement

Table of Contents
loading

Table of Contents