Ep{R}(R=A,B,C) Fifo Remain Counter(Eprfiforemain) R; Epr Fifo For Cpu(Eprfifoforcpu) R/W - Epson S1R72105 Technical Manual

Scsi interface controller
Table of Contents

Advertisement

7.5.2.11 EP {r}(r=a,b,c) FIFO remain Counter (EPrFIFOremain) R
Shows the number of bytes of remaining data in FIFO of the endpoint.
USBIndex : 01h to 03h
Address
Register Name
1Dh
EPrFIFOremain
7.5.2.12 EPr FIFO for CPU (EPrFIFOforCPU) R/W
This register allows access to FIFO of the endpoint from the CPU.
When the EnFiFOwr bit of the EP0FIFOCtrl register is set, writing is enabled, when the EnFIFOrd bit is set,
reading is enabled.
It should be noted that reading or writing causes changes in the number of data in FIFO, as it is similar to access
from the USB.
USBIndex : 01h to 03h
Address
Register Name
1Eh
EPrFIFOforCPU
Rev.1.0
Bit Symbol
7: EPrFIFOremainCount[7]
6: EPrFIFOremainCount[6]
5: EPrFIFOremainCount[5]
4: EPrFIFOremainCount[4]
3: EPrFIFOremainCount[3]
2: EPrFIFOremainCount[2]
1: EPrFIFOremainCount[1]
0: EPrFIFOremainCount[0]
Bit Symbol
7: EPrFIFOdata[7]
6: EPrFIFOdata[6]
5: EPrFIFOdata[5]
4: EPrFIFOdata[4]
3: EPrFIFOdata[3]
2: EPrFIFOdata[2]
1: EPrFIFOdata[1]
0: EPrFIFOdata[0]
EPSON
S1R72105 Technical Manual
Description
EPr FIFO remain Counter
Description
EPr FIFO for CPU
49

Advertisement

Table of Contents
loading

Table of Contents