Mitsubishi Electric Melsec Q Series User Manual page 90

Profibus-dp master module
Hide thumbs Also See for Melsec Q Series:
Table of Contents

Advertisement

3
SPECIFICATIONS
(3) Acyclic communication request result area (Un\G25120)
3
- 49
3.4 Buffer Memory
3.4.10 Acyclic communication area
This area stores the request acceptance status and request execution completion
status of acyclic communication.
AddressDEC
(HEX)
b15
to
See 1) below.
25120(6220
)
H
1) The request acceptance status is stored.
0: Not accepted
1: Acceptance completed
Bit
b8
b9
b10
b11
b12
b13
b14
b15
2) The request completed status is stored.
0: Not executed or in execution
1: Execution completed
Bit
b0
b1
b2
b3
b4
b5
b6
b7
Figure 3.31 Acyclic Communication Request Result Area (Un\G25120)
b8 b7
to
See 2) below.
Description
Acceptance status of request instruction No.1
Acceptance status of request instruction No.2
Acceptance status of request instruction No.3
Acceptance status of request instruction No.4
Acceptance status of request instruction No.5
Acceptance status of request instruction No.6
Acceptance status of request instruction No.7
Acceptance status of request instruction No.8
Description
Completion status of request instruction No.1
Completion status of request instruction No.2
Completion status of request instruction No.3
Completion status of request instruction No.4
Completion status of request instruction No.5
Completion status of request instruction No.6
Completion status of request instruction No.7
Completion status of request instruction No.8
b0
Initial value
0
0
0
0
0
0
0
0
Initial value
0
0
0
0
0
0
0
0

Advertisement

Table of Contents
loading

Table of Contents