Mitsubishi Electric Melsec Q Series User Manual page 68

Profibus-dp master module
Hide thumbs Also See for Melsec Q Series:
Table of Contents

Advertisement

3
SPECIFICATIONS
(3) Address information area (for mode 3) (Un\G22528 to Un\G22777)
Address
DEC (HEX)
22528(5800
)
FDL address of 1st module
H
22529(5801
)
I/O data length of 1st module
H
FDL address of 2nd module
22530(5802
)
H
I/O data length of 2nd module
22531(5803
)
H
to
FDL address of 125th module
22776(58F8
)
H
I/O data length of 125th module
22777(58F9
)
H
3
- 27
3.4 Buffer Memory
3.4.4 I/O data exchange area
When the operation mode is Communication mode (mode 3), the FDL address and
I/O data length of each DP-Slave are stored in this area.
Information of 125 modules is stored in the Address information area (for mode 3) in
the same order for each module.
Information for reserved or temporary slave reservation is also stored.
22528(5800
22529(5801
Figure 3.11 Address Information Area (for mode 3) (Un\G22528 to Un\G22777)
* 1 The difference between 00
00
means that input or output data are assigned with the data length set to 0.
H
FF
shows that assigned input or output data do not exist.
H
b15
The FDL address of the 1st module is stored. (Initial value: FFFF
)
0000
to 007D
(0 to 125): FDL address
H
H
H
FFFF
: No FDL address assigned
H
The input data length of the 1st
module is stored. (Initial value:
FF
) *1
H
)
H
00
to F4
: Input data
H
H
length
(unit: byte)
FF
: Input data not assigned
H
and FF
is as follows:
H
H
b8
b7
The output data length of the 1st
module is stored. (Initial value:
FF
) *1
H
00
00
to F4
: Output data
H
H
H
length
(unit: byte)
FF
: Output data not assigned
H
b0
)
H

Advertisement

Table of Contents
loading

Table of Contents