Table of Contents
Advertisement
5
D
PB1
D3
PB2
D4
PB3
F6
PB4
G7
E4
F5
G6
H7
C1
D2
G5
H6
XLED0
D1
[9]
XLED0
XLED1
E2
[9]
XLED1
XLED2
E3
[9]
XLED2
XLED3
F4
[9]
XLED3
E1
XLED4
[9]
XLED4
XLED5
F1
[9]
XLED5
XLED6
G3
[9]
XLED6
XLED7
G4
[9]
XLED7
RASP_IO02
T6
0
DNI
R84
[3,4,5,6,7]
SDA0
0
DNI
R86
RASP_IO07
T5
[6]
CSSPIN
RASP_IO08
0
DNI
R88
T4
[6]
SN
C
RASP_IO11
T3
0
DNI
R89
[6]
MCLK
RASP_IO09
0
DNI
R92
R7
[6]
SPISO
RASP_IO10
0
DNI
R94
R6
[6]
SISPI
U1
T2
RASP_IO26
P7
RASP_IO25
R5
RASP_IO24
R4
RASP_IO23
R3
RASP_IO22
P6
RASP_IO27
P5
T1
R2
RASP_IO18
N7
0
DNI
R91
[3,4]
TMS
0
DNI
R93
RASP_IO17
N6
[3,4]
TDI
RASP_IO15
0
DNI
R90
N5
[3,4]
TDO
0
DNI
R95
RASP_IO14
P4
[3,4]
TCK
L7
K5
K4
K3
I2C_SDA0
K2
[8]
I2C_SDA0
I2C_SCL0
K1
B
[8]
I2C_SCL0
L6
L5
ASC_CLK
L1
[8]
ASC_CLK
M2
ASC_RESETb
L3
[4,8]
ASC_RESETb
L4
NOTE : PLACE SWITCH ON THE TOP SIDE
VCCIO5
R46
4.7K
TP89
SW2
SW3
A
PB1
PB1
C17
PB2
0.1uF
5
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02004-1.0
4
VCCIO5
U3A
G2
PL2A
PL7A_PCLKT5_0
G1
PL2B
PL7B_PCLKC5_0
H4
PL2C
PL7C
H3
R39
PL2D
PL7D
H2
PL3A_L_GPLLT_FB
PL10A
H1
PL3B_L_GPLLC_FB
PL10B
J7
PL3C
PL10C
J6
4.7K
PL3D
PL10D
DIP_SW1
H5
PL4A_L_GPLLT_IN
PL11A
J5
DIP_SW2
PL4B_L_GPLLC_IN
PL11B
DIP_SW3
J4
PL4C
PL11C
J3
DIP_SW4
PL4D
PL11D
J2
BANK 5
PL5A
PL12A
J1
PL5B
PL12B
K7
PL5C
PL12C
K6
PL5D
PL12D
PL6A
PL6B
PL6C
PL6D
T7
RASP_ID_SC
PL26D
PL30D
V5
RASP_ID_SD
PL26C
PL30C
RASP_IO16
W4
PL26B
PL30B
Y3
RASP_IO21
PL26A
PL30A
RASP_IO20
Y2
PL25D
PL29D
RASP_IO19
W3
PL25C
PL29C
AA1
PL25B
PL29B
Y1
BANK 3
PL25A
PL29A
U5
RASP_IO13
PL24D
PL28D
V4
RASP_IO12
PL24C
PL28C
W2
PL24B
PL28B
W1
PL24A
PL28A
RASP_IO06
U4
PL21D
PL27D
U3
RASP_IO05
PL21C
PL27C
V1
RASP_IO03
PL21B
PL27B_PCLKC3_0
RASP_IO04
U2
PL21A
PL27A_PCLKT3_0
PL20D
PL20C
PL20B
PL20A
M1
ASC_WRCLK
PL13A
PL17A
N1
ASC_RDAT
PL13B
PL17B
M6
PL13C
PL17C
M5
BANK 4
PL13D
PL17D
I2C_WRITE_PROTECT
N2
PL14A
PL18A
P1
ASC_WDAT
PL14B
PL18B
N3
PL14C
PL18C
N4
PL14D
PL18D
P2
PL16A_PCLKT4_0
PL19A
R1
PL16B_PCLKC4_0
PL19B
P3
PL16C
PL19C
M7
[3,4,5,6,7]
PL16D
PL19D
[3,4,5,6,7]
XO3L_10K_484CABGA
VCCIO5
VCCIO5
R148
R149
4.7K
4.7K
TP90
TP91
SW4
PB2
PB3
C98
PB3
C99
0.1uF
0.1uF
4
Figure A.7. Raspberry Pi Header and Others (BANK3, BANK4, BANK5)
© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
3
R40
R41
R42
SW1
4.7K
4.7K
4.7K
1
8
1
8
2
7
2
7
3
6
3
6
4
5
4
5
SW-DIP4
0
DNI
R85
SCL0
[3,4,5,6,7]
0
DNI
R87
SDA0
[3,4,5,6,7]
0
DNI
R96
SCL0
[3,4,5,6,7]
ASC_WRCLK
[8]
ASC_RDAT
[8]
I2C_WRITE_PROTECT
[8]
ASC_WDAT
[8]
0
R97
I2C_SDA0
SDA0
I2C_SCL0
0
R98
SCL0
VCCIO5
R150
4.7K
SW5
JP5
PB4
2
1
PROGRAMN
[4]
JUMPER
PB4
C100
0.1uF
3
MachXO3-9400 Development Board
Evaluation Board User Guide
2
Raspberry PI Header
JP7
+3.3V_RASP
2
JUMPER
C30
C29
0.1uF
JP3
0.1uF
RASP_5V
1
2
1
2
RASP_IO02
3
4
3
4
RASP_IO03
5
6
5
6
RASP_IO04
RASP_IO14
7
8
7
8
9
10
RASP_IO15
9
10
RASP_IO17
11
12
RASP_IO18
11
12
RASP_IO27
13
14
13
14
RASP_IO22
15
16
RASP_IO23
15
16
RASP_IO24
17
18
17
18
RASP_IO10
19
20
19
20
RASP_IO09
21
22
RASP_IO25
21
22
RASP_IO11
RASP_IO08
23
24
23
24
25
26
RASP_IO07
25
26
RASP_ID_SD
RASP_ID_SC
27
28
27
28
RASP_IO05
29
30
29
30
RASP_IO06
31
32
RASP_IO12
31
32
RASP_IO13
33
34
33
34
RASP_IO19
35
36
RASP_IO16
35
36
RASP_IO26
RASP_IO20
37
38
37
38
RASP_IO21
39
40
39
40
Receptacle 20X2
Lattice Semiconductor Applications
Lattice Semiconductor Applications
Lattice Semiconductor Applications
http://www.latticesemi.com
http://www.latticesemi.com
http://www.latticesemi.com
Phone (503) 268-8001 -or- (800) LATTICE
Phone (503) 268-8001 -or- (800) LATTICE
Phone (503) 268-8001 -or- (800) LATTICE
Title
Title
Title
Raspberry Pi Header & Others (BANK3/4/5)
Raspberry Pi Header & Others (BANK3/4/5)
Raspberry Pi Header & Others (BANK3/4/5)
Size
Size
Size
Project
Project
Project
B
B
B
MachXO3-9400-Dev-Brd
MachXO3-9400-Dev-Brd
MachXO3-9400-Dev-Brd
Date:
Date:
Date:
Monday, May 22, 2017
Monday, May 22, 2017
Monday, May 22, 2017
2
1
D
VBUS_5V
C
1
B
A
4.0
4.0
4.0
Schematic Rev
Schematic Rev
Schematic Rev
Board Rev
Board Rev
Board Rev
B
B
B
Sheet
Sheet
Sheet
7
7
7
of
of
of
10
10
10
1
43
Advertisement
Table of Contents
