Figure 6.2. I 2 C Mux Circuits; Table 6.2. I 2 C Global Bus Connections - Lattice Semiconductor MachXO3-940 User Manual

MachXO3-9400 Development Board
Evaluation Board User Guide
SCL0
150
[4,5,6,7] SCL0
+3.3V
R262
1k
JP10
2 1
JUMPER
USB_I2C_EN
R202
10k
To support a wide variety of I
2
with a direct local I C bus. Each local I
connections are summarized in
2
Table 6.2. I C Global Bus Connections
MachXO3 Component
Bank (Reference)
0 Versa header (X3)
1 Arduino header (J2)
FX12 headers
(U4/U5)
2
FX12 headers
(U4/U5)
Raspberry Pi header
3
(JP3)
4 ASC device (U7)
*Note: The resistor needs to be installed to support programming of the ASC device. Balls K1 and K2 need to be programmed as
inputs to support programming of the ASC device. Versa header X3 pins 16 and 18 need to be high-z to support programming of the
ASC device. Balls B12 and A12 should be used in Platform Manager designs. Balls K1 and K2 provide a connection for a user
2
instantiated I C port as part of a separate system to communicate with the ASC device.
© 2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
24
SDA0
R36
[4,5,6,7] SDA0
+3.3V
C103
10nF
U10
5
VCC
4 3
JP2_SCL
A_IN B0_NC
1
FTDI_SCL
B1_NO
6
S_CTRL
2
GND
FSA4157_Analog_Sw
Figure 6.2. I
2
C applications, each header or device is connected to a dedicated MachXO3 GPIO bank
2
C bus can optionally connect to the global I
Table 6.2.
Header Pin
18
16
9
10
39
40
13
14
3
5
27
28
14
15
150 R38
+3.3V
C104
10nF
U11
5
VCC
4
JP2_SCL [6] A_IN
6
S_CTRL
FSA4157_Analog_Sw
2
C MUX Circuits
2
C bus through resistors. The local I
MachXO3 Ball Local Signal Name
(Global I
A12 EXPCON_IO15 (SDA0)
B12 EXPCON_IO13 (SCL0)
U19 AR_SDA (SDA0)
U18 AR_SCL (SCL0)
AA11 SDA1 (SDA0)
AB11 SCL1 (SCL0)
AB13 SDA2 (SDA0)
AA13 SCL2 (SCL0)
T6 RASP_IO02 (SDA0)
V1 RASP_IO03 (SCL0)
V5 RASP_ID_SD (SDA0)
T7 RASP_ID_SC (SCL0)
K2 I2C_SDA0 (SDA0)
K1 I2C_SCL0 (SDA0)
3
JP2_SDA
B0_NC JP2_SDA [6]
1
FTDI_SDA
B1_NO
2
GND
Resistor
2
C Signal)
R37 (DI)*
R35 (DI)*
R44 (DNI)
R45 (DNI)
R81 (DNI)
R83 (DNI)
R71 (DNI)
R70 (DNI)
R84 (DNI)
R96 (DNI)
R87 (DNI)
R85 (DNI)
R97 (DI)*
R98 (DI)*
FPGA-EB-02004-1.0
2
C