Internal Register; Ieee1394 Link Controller Register Mapping; Register Table - Epson S1R75801F00A Technical Manual

Ieee1394 controller
Table of Contents

Advertisement

8. INTERNAL REGISTER

8.1 IEEE1394 LINK CONTROLLER REGISTER MAPPING

8.1.1 Register Table

(The base address of this register is 0x100000.)
Address
Register Name
0x00
MainIntStat
0x01
SubIntStat
0x02
(Reserved)
0x03
DmaIntStat
0x04
LinkIntStat1
0x05
LinkIntStat0
0x06
PhyIntStat
0x07
(Reserved)
0x08
MainIntEnb
0x09
SubIntEnb
0x0A
(Reserved)
0x0B
DmaIntEnb
0x0C
LinkIntEnb1
0x0D
LinkIntEnb0
0x0E
PhyIntEnb
0x0F
(Reserved)
0x10
ChipCtl
0x11
HW_Revision
0x12
(Reserved)
0x13
(Reserved)
0x14
(Reserved)
0x15
(Reserved)
0x16
(Reserved)
0x17
(Reserved)
0x18
LinkCtl_H
0x19
LinkCtl_L
0x1A
LinkStat
0x1B
PriReqCnt
0x1C
RetryLimit_H
0x1D
RetryLimit_L
0x1E
MaxRetry
0x1F
IRM_Stat
0x20
NODE_IDS_H
0x21
NODE_IDS_L
0x22
(Reserved)
0x23
(Reserved)
0x24
PhyAccCtl_H
0x25
PhyAccCtl_L
0x26
PhyRdstat_H
0x27
PhyRdstat_L
0x28
ChnlIndex
0x29
ChnlWindow
0x2A
CmprIndex
0x2B
CmpRW indow
0x2C
CYCLE_TIME_H
R/W
Function
R(W)
Main Interrupt Status Register
R(W)
Sub-Interrupt Status Register
R(W)
DMA Interrupt Status Register
R(W)
LINK Core Interrupt Status Register 1
R(W)
LINK Core Interrupt Status Register 0
R(W)
PHY Interrupt Status Register
R/W
Main Interrupt Enable Flag Register
R/W
Sub-Interrupt Enable Flag Register
R/W
DMA Interrupt Enable Flag Register
R/W
LINK Core Interrupt Enable Flag Register 1
R/W
LINK Core Interrupt Enable Flag Register 0
R/W
PHY Interrupt Enable Flag Register
R/W
Chip Control Register
R/W
Hardware Revision Register
R/W
LINK Core Control Register
R/W
LINK Core Control Register
R
LINK Core Status Read Register
R
Priority Request Count Register
R/W
Dual Retry Time Set Register
R/W
Dual Retry Time Set Register
R/W
Single Retry Number Set Register
R/W
IRM Status Register
R/W
Node IDS Status Register
R/W
Node IDS Status Register
R/W
LINK Core Control Register
R/W
LINK Core Control Register
R
LINK Core Status Read Register
R/W
Priority Request Count Register
R/W
ISO Async Stream Channel Index Register
R/W
ISO Async Stream Channel Window Register
R/W
Compare Offset Address Index Register
R/W
Compare Offset Address Window Register
R/W
Cycle Time Register
EPSON
S1R72803F00A
Relation
Higher Rank
Lower Rank
Higher Rank
Lower Rank
Higher Rank
Lower Rank
Middle Rank
Lower Rank
Higher Rank
19

Advertisement

Table of Contents
loading

Table of Contents