Epson S1R75801F00A Technical Manual page 81

Memory Map Area Index/Window Register
AreaIndex
AreaWindow_H/L
0x00 RxORBAreaStart_H
RxORBAreaStart_L
0x01 TxHdrAreaStart_H
TxHdrAreaStart_L
0x02 TxStreamAreaStart_H
TxStreamAreaStart_L
0x03 TxStreamAreaEnd_H
TxStreamAreaEnd_L
0x04 RxStreamAreaStart_H
RxStreamAreaStart_L
0x05 (Reserved)
: (Reserved)
0x0F (Reserved)
RxORBAreaStart
This register sets the starting address of a receive ORB data area.
TxHeaderAreaStart
This register sets the starting address of a transmit header area.
TxStreamAreaStart
This register sets the starting address of a transmit stream data area.
TxStreamAreaEnd
This register sets the ending address of a transmit stream data area. The actual data store area is up to
immediately before this specified address.
RxStreamAreaStart
This register sets the starting address of a receive stream data area.
Address Register Name
0x58 BRstHdrPtr_H
0x59 BRstHdrPtr_L
Bus Reset Header Pointer Register
This Bus Reset Header Pointer Register holds the value of a PostRxHdrPtr when a bus reset occurs. When
several bus resets occur, it is updated to the latest PostRxHdrPtr. This register is read-only and writing to this
register is ignored.
bit7 bit6
RxORBAreaStart[7:2]
TxHdrAreaStart[7:2]
TxStreamAreaStart[7:2]
TxStreamAreaEnd[7:2]
RxStreamAreaStart[7:2]
Bit Symbol
7:
6:
5:
4: BusResetPtr[12]
3: BusResetPtr[11]
2: BusResetPtr[10]
1: BusResetPtr[9]
0: BusResetPtr[8]
7: BusResetPtr[7]
6: BusResetPtr[6]
5: BusResetPtr[5]
4:
3:
2:
1:
0:
bit5 bit4 bit3
(MSB)
(MSB)
(MSB)
(MSB)
(MSB)
R/W Description
Write is ignore
Read is always zero
Bus Reset Header Area Pointer
R This register indicates Address
in Rx Header Area
when BusRest detected.
Write is ignore
Read is always zero
EPSON
S1R72803F00A
bit2 bit1
RxORBAreaStart[12:8]
(LSB)
TxHdrAreaStart[12:8]
(LSB)
TxStreamAreaStart[12:8]
(LSB)
TxStreamAreaEnd[12:8]
(LSB)
RxStreamAreaStart[12:8]
(LSB)
H.Rst S.Rst B.Rst
0x00 0x00
0x00 0x00
bit0
–
–
77