Ppc Slave Offset/Attribute (3) Registers - Motorola MTX Series Programmer's Reference Manual

MSOFFx PPC Slave Offset. This register contains a 16-bit offset that is
added to the upper 16 bits of the PPC address to determine the PCI address
used for transfers from the PPC bus to PCI. This offset allows PCI
resources to reside at addresses that would not normally be visible from the
PPC bus.
REN Read Enable. If set, the corresponding PPC slave is enabled for read
transactions.
WEN Write Enable. If set, the corresponding PPC slave is enabled for
write transactions.
WPEN Write Post Enable. If set, write posting is enabled for the
corresponding PPC slave.
MEM PCI Memory Cycle. If set, the corresponding PPC slave will
generate transfers to or from PCI memory space. When clear, the
corresponding PPC slave will generate transfers to or from PCI I/O space
using the addressing mode defined by the IOM field.
IOM PCI I/O Mode. If set, the corresponding PPC slave will generate
PCI I/O cycles using spread addressing as defined in the section on
Generating PCI Memory and I/O
PPC slave will generate PCI I/O cycles using contiguous addressing. This
field only has meaning when the MEM bit is clear.

PPC Slave Offset/Attribute (3) Registers

Address
Bit
0 1 2 3 4 5 6 7 8 9
Name
Operation
Reset
http://www.motorola.com/computer/literature
MSOFF3/MSATT3 - $FEFF005C
1 1 1 1 1
0 1 2 3 4
MSOFF3
R/W
$8000
Cycles. When clear, the corresponding
1 1 1 1 1 2 2 2 2 2
5 6 7 8 9 0 1 2 3 4
R
$00
Registers
2 2 2 2 2 3 3
5 6 7 8 9 0 1
MSATT3
2-35
2