Table of Contents
Advertisement
S3C80A5B
Register Name
Timer 1 data register (low byte)
Timer 1 control register
STOP Control register
Basic timer counter
External memory timing register
Interrupt priority register
NOTE:
You cannot use a read-only register as a destination for the instructions OR, AND, LD, or LDB.
Table 4-1. Mapped Registers (Continued)
Mnemonic
T1DATAL
T1CON
STOPCON
Locations FCH is not mapped.
BTCNT
EMT
IPR
Decimal
Hex
249
F9H
250
FAH
251
FBH
253
FDH
254
FEH
255
FFH
CONTROL REGISTERS
R/W
R/W
R/W
W
(note)
R
R/W
R/W
4-3
Advertisement
Table of Contents
