Xilinx VCU1287 User Manual page 67

Characterization board
Hide thumbs Also See for VCU1287:
Table of Contents

Advertisement

set_property IOSTANDARD
set_property PACKAGE_PIN G14
set_property IOSTANDARD
set_property PACKAGE_PIN F14
set_property IOSTANDARD
set_property PACKAGE_PIN B17
set_property IOSTANDARD
set_property PACKAGE_PIN A17
set_property IOSTANDARD
set_property PACKAGE_PIN C16
set_property IOSTANDARD
set_property PACKAGE_PIN B16
set_property IOSTANDARD
set_property PACKAGE_PIN B15
set_property IOSTANDARD
set_property PACKAGE_PIN A15
set_property IOSTANDARD
set_property PACKAGE_PIN A14
set_property IOSTANDARD
set_property PACKAGE_PIN A13
set_property IOSTANDARD
set_property PACKAGE_PIN C14
set_property IOSTANDARD
set_property PACKAGE_PIN B14
set_property IOSTANDARD
set_property PACKAGE_PIN D13
set_property IOSTANDARD
set_property PACKAGE_PIN C13
set_property IOSTANDARD
set_property PACKAGE_PIN E16
set_property IOSTANDARD
set_property PACKAGE_PIN D16
set_property IOSTANDARD
set_property PACKAGE_PIN E15
set_property IOSTANDARD
set_property PACKAGE_PIN D15
set_property IOSTANDARD
set_property PACKAGE_PIN G17
set_property IOSTANDARD
set_property PACKAGE_PIN G16
set_property IOSTANDARD
set_property PACKAGE_PIN F13
set_property IOSTANDARD
set_property PACKAGE_PIN E13
set_property IOSTANDARD
set_property PACKAGE_PIN H17
set_property IOSTANDARD
set_property PACKAGE_PIN H16
set_property IOSTANDARD
set_property PACKAGE_PIN J13
set_property IOSTANDARD
set_property PACKAGE_PIN H13
set_property IOSTANDARD
set_property PACKAGE_PIN K16
set_property IOSTANDARD
set_property PACKAGE_PIN K15
set_property IOSTANDARD
set_property PACKAGE_PIN N16
set_property IOSTANDARD
VCU1287 Characterization Board
UG1121 (v1.0) December 11, 2015
Appendix Appendix C:
LVCMOS18 [get_ports "FMC3_LA00_CC_N"]
[get_ports "FMC3_LA01_CC_P"]
LVCMOS18 [get_ports "FMC3_LA01_CC_P"]
[get_ports "FMC3_LA01_CC_N"]
LVCMOS18 [get_ports "FMC3_LA01_CC_N"]
[get_ports "FMC3_LA02P"]
LVCMOS18 [get_ports "FMC3_LA02P"]
[get_ports "FMC3_LA02N"]
LVCMOS18 [get_ports "FMC3_LA02N"]
[get_ports "FMC3_LA03P"]
LVCMOS18 [get_ports "FMC3_LA03P"]
[get_ports "FMC3_LA03N"]
LVCMOS18 [get_ports "FMC3_LA03N"]
[get_ports "FMC3_LA04P"]
LVCMOS18 [get_ports "FMC3_LA04P"]
[get_ports "FMC3_LA04N"]
LVCMOS18 [get_ports "FMC3_LA04N"]
[get_ports "FMC3_LA05P"]
LVCMOS18 [get_ports "FMC3_LA05P"]
[get_ports "FMC3_LA05N"]
LVCMOS18 [get_ports "FMC3_LA05N"]
[get_ports "FMC3_LA06P"]
LVCMOS18 [get_ports "FMC3_LA06P"]
[get_ports "FMC3_LA06N"]
LVCMOS18 [get_ports "FMC3_LA06N"]
[get_ports "FMC3_LA07P"]
LVCMOS18 [get_ports "FMC3_LA07P"]
[get_ports "FMC3_LA07N"]
LVCMOS18 [get_ports "FMC3_LA07N"]
[get_ports "FMC3_LA08P"]
LVCMOS18 [get_ports "FMC3_LA08P"]
[get_ports "FMC3_LA08N"]
LVCMOS18 [get_ports "FMC3_LA08N"]
[get_ports "FMC3_LA09P"]
LVCMOS18 [get_ports "FMC3_LA09P"]
[get_ports "FMC3_LA09N"]
LVCMOS18 [get_ports "FMC3_LA09N"]
[get_ports "FMC3_LA10P"]
LVCMOS18 [get_ports "FMC3_LA10P"]
[get_ports "FMC3_LA10N"]
LVCMOS18 [get_ports "FMC3_LA10N"]
[get_ports "FMC3_LA11P"]
LVCMOS18 [get_ports "FMC3_LA11P"]
[get_ports "FMC3_LA11N"]
LVCMOS18 [get_ports "FMC3_LA11N"]
[get_ports "FMC3_LA12P"]
LVCMOS18 [get_ports "FMC3_LA12P"]
[get_ports "FMC3_LA12N"]
LVCMOS18 [get_ports "FMC3_LA12N"]
[get_ports "FMC3_LA13P"]
LVCMOS18 [get_ports "FMC3_LA13P"]
[get_ports "FMC3_LA13N"]
LVCMOS18 [get_ports "FMC3_LA13N"]
[get_ports "FMC3_LA14P"]
LVCMOS18 [get_ports "FMC3_LA14P"]
[get_ports "FMC3_LA14N"]
LVCMOS18 [get_ports "FMC3_LA14N"]
[get_ports "FMC3_LA15P"]
LVCMOS18 [get_ports "FMC3_LA15P"]
www.xilinx.com
Master Constraints File Listing
Send Feedback
67

Advertisement

Table of Contents
loading

Table of Contents