Xilinx VCU1287 User Manual page 66

Characterization board
Hide thumbs Also See for VCU1287:
Table of Contents

Advertisement

set_property PACKAGE_PIN BA28
set_property IOSTANDARD
set_property PACKAGE_PIN BB26
set_property IOSTANDARD
set_property PACKAGE_PIN BB27
set_property IOSTANDARD
set_property PACKAGE_PIN BA25
set_property IOSTANDARD
set_property PACKAGE_PIN BB25
set_property IOSTANDARD
set_property PACKAGE_PIN BC26
set_property IOSTANDARD
set_property PACKAGE_PIN BC27
set_property IOSTANDARD
set_property PACKAGE_PIN BE25
set_property IOSTANDARD
set_property PACKAGE_PIN BF25
set_property IOSTANDARD
set_property PACKAGE_PIN BD26
set_property IOSTANDARD
set_property PACKAGE_PIN BE26
set_property IOSTANDARD
set_property PACKAGE_PIN BD28
set_property IOSTANDARD
set_property PACKAGE_PIN BE28
set_property IOSTANDARD
set_property PACKAGE_PIN BE27
set_property IOSTANDARD
set_property PACKAGE_PIN BF27
set_property IOSTANDARD
set_property PACKAGE_PIN BF28
set_property IOSTANDARD
set_property PACKAGE_PIN BF29
set_property IOSTANDARD
#FMC3
set_property PACKAGE_PIN C17
set_property IOSTANDARD
set_property PACKAGE_PIN J16
set_property IOSTANDARD
set_property PACKAGE_PIN J15
set_property IOSTANDARD
set_property PACKAGE_PIN J14
set_property IOSTANDARD
set_property PACKAGE_PIN H14
set_property IOSTANDARD
set_property PACKAGE_PIN J24
set_property IOSTANDARD
set_property PACKAGE_PIN H24
set_property IOSTANDARD
set_property PACKAGE_PIN J23
set_property IOSTANDARD
set_property PACKAGE_PIN H23
set_property IOSTANDARD
#FMC3 LA
set_property PACKAGE_PIN G15
set_property IOSTANDARD
set_property PACKAGE_PIN F15
VCU1287 Characterization Board
UG1121 (v1.0) December 11, 2015
Appendix Appendix C:
[get_ports "FMC2_LA11N"]
LVCMOSxx [get_ports "FMC2_LA11N"]
[get_ports "FMC2_LA12P"]
LVCMOSxx [get_ports "FMC2_LA12P"]
[get_ports "FMC2_LA12N"]
LVCMOSxx [get_ports "FMC2_LA12N"]
[get_ports "FMC2_LA13P"]
LVCMOSxx [get_ports "FMC2_LA13P"]
[get_ports "FMC2_LA13N"]
LVCMOSxx [get_ports "FMC2_LA13N"]
[get_ports "FMC2_LA14P"]
LVCMOSxx [get_ports "FMC2_LA14P"]
[get_ports "FMC2_LA14N"]
LVCMOSxx [get_ports "FMC2_LA14N"]
[get_ports "FMC2_LA15P"]
LVCMOSxx [get_ports "FMC2_LA15P"]
[get_ports "FMC2_LA15N"]
LVCMOSxx [get_ports "FMC2_LA15N"]
[get_ports "FMC2_LA16P"]
LVCMOSxx [get_ports "FMC2_LA16P"]
[get_ports "FMC2_LA16N"]
LVCMOSxx [get_ports "FMC2_LA16N"]
[get_ports "FMC2_LA17_CC_P"]
LVCMOSxx [get_ports "FMC2_LA17_CC_P"]
[get_ports "FMC2_LA17_CC_N"]
LVCMOSxx [get_ports "FMC2_LA17_CC_N"]
[get_ports "FMC2_LA18_CC_P"]
LVCMOSxx [get_ports "FMC2_LA18_CC_P"]
[get_ports "FMC2_LA18_CC_N"]
LVCMOSxx [get_ports "FMC2_LA18_CC_N"]
[get_ports "FMC2_LA19P"]
LVCMOSxx [get_ports "FMC2_LA19P"]
[get_ports "FMC2_LA19N"]
LVCMOSxx [get_ports "FMC2_LA19N"]
[get_ports "FMC3_PRSNT_M2C_L"]
LVCMOS18 [get_ports "FMC3_PRSNT_M2C_L"]
[get_ports "FMC3_CLK0_M2C_P"]
LVCMOS18 [get_ports "FMC3_CLK0_M2C_P"]
[get_ports "FMC3_CLK0_M2C_N"]
LVCMOS18 [get_ports "FMC3_CLK0_M2C_N"]
[get_ports "FMC3_CLK1_M2C_P"]
LVCMOS18 [get_ports "FMC3_CLK1_M2C_P"]
[get_ports "FMC3_CLK1_M2C_N"]
LVCMOS18 [get_ports "FMC3_CLK1_M2C_N"]
[get_ports "FMC3_CLK2_BIDIR_P"]
LVCMOS18 [get_ports "FMC3_CLK2_BIDIR_P"]
[get_ports "FMC3_CLK2_BIDIR_N"]
LVCMOS18 [get_ports "FMC3_CLK2_BIDIR_N"]
[get_ports "FMC3_CLK3_BIDIR_P"]
LVCMOS18 [get_ports "FMC3_CLK3_BIDIR_P"]
[get_ports "FMC3_CLK3_BIDIR_N"]
LVCMOS18 [get_ports "FMC3_CLK3_BIDIR_N"]
[get_ports "FMC3_LA00_CC_P"]
LVCMOS18 [get_ports "FMC3_LA00_CC_P"]
[get_ports "FMC3_LA00_CC_N"]
www.xilinx.com
Master Constraints File Listing
Send Feedback
66

Advertisement

Table of Contents
loading

Table of Contents