Xilinx VCU1287 User Manual page 64

Characterization board
Hide thumbs Also See for VCU1287:
Table of Contents

Advertisement

set_property IOSTANDARD
set_property PACKAGE_PIN F27
set_property IOSTANDARD
set_property PACKAGE_PIN E27
set_property IOSTANDARD
set_property PACKAGE_PIN F28
set_property IOSTANDARD
set_property PACKAGE_PIN F29
set_property IOSTANDARD
set_property PACKAGE_PIN H29
set_property IOSTANDARD
set_property PACKAGE_PIN G29
set_property IOSTANDARD
set_property PACKAGE_PIN H27
set_property IOSTANDARD
set_property PACKAGE_PIN H28
set_property IOSTANDARD
set_property PACKAGE_PIN K26
set_property IOSTANDARD
set_property PACKAGE_PIN K27
set_property IOSTANDARD
set_property PACKAGE_PIN M27
set_property IOSTANDARD
set_property PACKAGE_PIN L27
set_property IOSTANDARD
set_property PACKAGE_PIN L28
set_property IOSTANDARD
set_property PACKAGE_PIN K28
set_property IOSTANDARD
set_property PACKAGE_PIN M29
set_property IOSTANDARD
set_property PACKAGE_PIN L29
set_property IOSTANDARD
set_property PACKAGE_PIN P26
set_property IOSTANDARD
set_property PACKAGE_PIN N26
set_property IOSTANDARD
set_property PACKAGE_PIN P28
set_property IOSTANDARD
set_property PACKAGE_PIN N28
set_property IOSTANDARD
set_property PACKAGE_PIN P29
set_property IOSTANDARD
set_property PACKAGE_PIN N29
set_property IOSTANDARD
set_property PACKAGE_PIN T26
set_property IOSTANDARD
set_property PACKAGE_PIN R26
set_property IOSTANDARD
set_property PACKAGE_PIN T27
set_property IOSTANDARD
set_property PACKAGE_PIN R27
set_property IOSTANDARD
set_property PACKAGE_PIN T28
set_property IOSTANDARD
set_property PACKAGE_PIN R28
set_property IOSTANDARD
VCU1287 Characterization Board
UG1121 (v1.0) December 11, 2015
Appendix Appendix C:
LVCMOS18 [get_ports "FMC1_HB02N"]
[get_ports "FMC1_HB03P"]
LVCMOS18 [get_ports "FMC1_HB03P"]
[get_ports "FMC1_HB03N"]
LVCMOS18 [get_ports "FMC1_HB03N"]
[get_ports "FMC1_HB04P"]
LVCMOS18 [get_ports "FMC1_HB04P"]
[get_ports "FMC1_HB04N"]
LVCMOS18 [get_ports "FMC1_HB04N"]
[get_ports "FMC1_HB05P"]
LVCMOS18 [get_ports "FMC1_HB05P"]
[get_ports "FMC1_HB05N"]
LVCMOS18 [get_ports "FMC1_HB05N"]
[get_ports "FMC1_HB06P"]
LVCMOS18 [get_ports "FMC1_HB06P"]
[get_ports "FMC1_HB06N"]
LVCMOS18 [get_ports "FMC1_HB06N"]
[get_ports "FMC1_HB07P"]
LVCMOS18 [get_ports "FMC1_HB07P"]
[get_ports "FMC1_HB07N"]
LVCMOS18 [get_ports "FMC1_HB07N"]
[get_ports "FMC1_HB08P"]
LVCMOS18 [get_ports "FMC1_HB08P"]
[get_ports "FMC1_HB08N"]
LVCMOS18 [get_ports "FMC1_HB08N"]
[get_ports "FMC1_HB09P"]
LVCMOS18 [get_ports "FMC1_HB09P"]
[get_ports "FMC1_HB09N"]
LVCMOS18 [get_ports "FMC1_HB09N"]
[get_ports "FMC1_HB10P"]
LVCMOS18 [get_ports "FMC1_HB10P"]
[get_ports "FMC1_HB10N"]
LVCMOS18 [get_ports "FMC1_HB10N"]
[get_ports "FMC1_HB11P"]
LVCMOS18 [get_ports "FMC1_HB11P"]
[get_ports "FMC1_HB11N"]
LVCMOS18 [get_ports "FMC1_HB11N"]
[get_ports "FMC1_HB12P"]
LVCMOS18 [get_ports "FMC1_HB12P"]
[get_ports "FMC1_HB12N"]
LVCMOS18 [get_ports "FMC1_HB12N"]
[get_ports "FMC1_HB13P"]
LVCMOS18 [get_ports "FMC1_HB13P"]
[get_ports "FMC1_HB13N"]
LVCMOS18 [get_ports "FMC1_HB13N"]
[get_ports "FMC1_HB14P"]
LVCMOS18 [get_ports "FMC1_HB14P"]
[get_ports "FMC1_HB14N"]
LVCMOS18 [get_ports "FMC1_HB14N"]
[get_ports "FMC1_HB15P"]
LVCMOS18 [get_ports "FMC1_HB15P"]
[get_ports "FMC1_HB15N"]
LVCMOS18 [get_ports "FMC1_HB15N"]
[get_ports "FMC1_HB16P"]
LVCMOS18 [get_ports "FMC1_HB16P"]
[get_ports "FMC1_HB16N"]
LVCMOS18 [get_ports "FMC1_HB16N"]
www.xilinx.com
Master Constraints File Listing
Send Feedback
64

Advertisement

Table of Contents
loading

Table of Contents