Xilinx VCU1287 User Manual page 60

set_property IOSTANDARD
set_property PACKAGE_PIN AE31
set_property IOSTANDARD
set_property PACKAGE_PIN AE32
set_property IOSTANDARD
set_property PACKAGE_PIN W33
set_property IOSTANDARD
set_property PACKAGE_PIN W34
set_property IOSTANDARD
set_property PACKAGE_PIN Y32
set_property IOSTANDARD
set_property PACKAGE_PIN Y33
set_property IOSTANDARD
set_property PACKAGE_PIN W31
set_property IOSTANDARD
set_property PACKAGE_PIN Y31
set_property IOSTANDARD
set_property PACKAGE_PIN W30
set_property IOSTANDARD
set_property PACKAGE_PIN Y30
set_property IOSTANDARD
set_property PACKAGE_PIN AA34
set_property IOSTANDARD
set_property PACKAGE_PIN AB34
set_property IOSTANDARD
set_property PACKAGE_PIN AA32
set_property IOSTANDARD
set_property PACKAGE_PIN AA33
set_property IOSTANDARD
set_property PACKAGE_PIN AC34
set_property IOSTANDARD
set_property PACKAGE_PIN AD34
set_property IOSTANDARD
set_property PACKAGE_PIN AC32
set_property IOSTANDARD
set_property PACKAGE_PIN AC33
set_property IOSTANDARD
set_property PACKAGE_PIN AC31
set_property IOSTANDARD
set_property PACKAGE_PIN AD31
set_property IOSTANDARD
set_property PACKAGE_PIN AE30
set_property IOSTANDARD
set_property PACKAGE_PIN AF30
set_property IOSTANDARD
set_property PACKAGE_PIN AH31
set_property IOSTANDARD
set_property PACKAGE_PIN AH32
set_property IOSTANDARD
set_property PACKAGE_PIN AF34
set_property IOSTANDARD
set_property PACKAGE_PIN AG34
set_property IOSTANDARD
set_property PACKAGE_PIN AH33
set_property IOSTANDARD
set_property PACKAGE_PIN AJ33
set_property IOSTANDARD
set_property PACKAGE_PIN AH34
set_property IOSTANDARD
VCU1287 Characterization Board
UG1121 (v1.0) December 11, 2015
Appendix Appendix C:
LVCMOS18 [get_ports "FMC1_LA00_CC_N"]
[get_ports "FMC1_LA01_CC_P"]
LVCMOS18 [get_ports "FMC1_LA01_CC_P"]
[get_ports "FMC1_LA01_CC_N"]
LVCMOS18 [get_ports "FMC1_LA01_CC_N"]
[get_ports "FMC1_LA02P"]
LVCMOS18 [get_ports "FMC1_LA02P"]
[get_ports "FMC1_LA02N"]
LVCMOS18 [get_ports "FMC1_LA02N"]
[get_ports "FMC1_LA03P"]
LVCMOS18 [get_ports "FMC1_LA03P"]
[get_ports "FMC1_LA03N"]
LVCMOS18 [get_ports "FMC1_LA03N"]
[get_ports "FMC1_LA04P"]
LVCMOS18 [get_ports "FMC1_LA04P"]
[get_ports "FMC1_LA04N"]
LVCMOS18 [get_ports "FMC1_LA04N"]
[get_ports "FMC1_LA05P"]
LVCMOS18 [get_ports "FMC1_LA05P"]
[get_ports "FMC1_LA05N"]
LVCMOS18 [get_ports "FMC1_LA05N"]
[get_ports "FMC1_LA06P"]
LVCMOS18 [get_ports "FMC1_LA06P"]
[get_ports "FMC1_LA06N"]
LVCMOS18 [get_ports "FMC1_LA06N"]
[get_ports "FMC1_LA07P"]
LVCMOS18 [get_ports "FMC1_LA07P"]
[get_ports "FMC1_LA07N"]
LVCMOS18 [get_ports "FMC1_LA07N"]
[get_ports "FMC1_LA08P"]
LVCMOS18 [get_ports "FMC1_LA08P"]
[get_ports "FMC1_LA08N"]
LVCMOS18 [get_ports "FMC1_LA08N"]
[get_ports "FMC1_LA09P"]
LVCMOS18 [get_ports "FMC1_LA09P"]
[get_ports "FMC1_LA09N"]
LVCMOS18 [get_ports "FMC1_LA09N"]
[get_ports "FMC1_LA10P"]
LVCMOS18 [get_ports "FMC1_LA10P"]
[get_ports "FMC1_LA10N"]
LVCMOS18 [get_ports "FMC1_LA10N"]
[get_ports "FMC1_LA11P"]
LVCMOS18 [get_ports "FMC1_LA11P"]
[get_ports "FMC1_LA11N"]
LVCMOS18 [get_ports "FMC1_LA11N"]
[get_ports "FMC1_LA12P"]
LVCMOS18 [get_ports "FMC1_LA12P"]
[get_ports "FMC1_LA12N"]
LVCMOS18 [get_ports "FMC1_LA12N"]
[get_ports "FMC1_LA13P"]
LVCMOS18 [get_ports "FMC1_LA13P"]
[get_ports "FMC1_LA13N"]
LVCMOS18 [get_ports "FMC1_LA13N"]
[get_ports "FMC1_LA14P"]
LVCMOS18 [get_ports "FMC1_LA14P"]
[get_ports "FMC1_LA14N"]
LVCMOS18 [get_ports "FMC1_LA14N"]
[get_ports "FMC1_LA15P"]
LVCMOS18 [get_ports "FMC1_LA15P"]
www.xilinx.com
Master Constraints File Listing
Send Feedback
60