Table of Contents
Advertisement
System Controller Configuration DIP Switches
DIP switch SW13 (callout 9,
UltraScale FPGA configuration bitstream to be loaded from the SD card. The switch ON
position is indicated by the arrow next to bit 1 of the switch. The ENABLE bit (switch position
1) is used to enable the SD card configuration mode.
X-Ref Target - Figure 3-8
The switch settings for selecting each address are shown in
Table 3-5: SW13 DIP Switch Configuration
Configuration
Bitstream Address
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
System Controller GPIO Pushbuttons
SW5, SW6, SW10, SW11, SW12 (callout 38,
connected to GPIO pins on the system controller. See
VCU1287 Characterization Board
UG1121 (v1.0) December 11, 2015
Figure
2-1), shown in
ON
ENABLE
ADDR0
ADDR1
ADDR2
ADDR3
Figure 3-8: Configuration DIP Switch (SW13)
ADDR3
ADDR2
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
ON
OFF
ON
OFF
ON
OFF
ON
ON
OFF
ON
OFF
ON
OFF
ON
OFF
ON
ON
ON
ON
ON
ON
ON
ON
Figure
www.xilinx.com
Chapter 3:
Board Component Descriptions
Figure
3-8, selects the address of the
Table
3-5.
ADDR1
OFF
OFF
ON
ON
OFF
OFF
ON
ON
OFF
OFF
ON
ON
OFF
OFF
ON
ON
2-1) are active-high pushbuttons
GPIO Data Menu
for more details.
Send Feedback
ADDR0
OFF
ON
OFF
ON
OFF
ON
OFF
ON
OFF
ON
OFF
ON
OFF
ON
OFF
ON
24
Advertisement
Table of Contents
